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Abstract
An integral part of an EV propulsion system is the traction drive. The existing two-
level inverter drives reportedly has several drawbacks. Multilevel inverter has
been proposed as an improvement over the conventional inverter drive for EVs.
Dual two-level inverter topology, fed from isolated DC sources (battery packs) can
be a suitable preference for the multilevel inverter in EVs. However, in this topol-
ogy, the isolated DC sources obtained from battery packs may have different charge
or capacities due to their manufacturing tolerances and aging over the time. This
will result in different voltage levels and state of charge (SOC) in the individual bat-
tery pack. In normal operation of the drive, power flow between isolated sources
need to be regulated.
In first work, a simple carrier-based modulation (CBM) technique for sharing
and controlling the power flow between isolated DC sources in a dual two-level
inverter has been proposed . The proposed technique is extensively studied for
different steady state and dynamic conditions. The effectiveness of the proposed
technique for EVs is analyzed for different driving profiles and results are provided
for dynamic SOC balancing between the isolated battery sources.
In the second work, an output current ripple analysis is provided for the dual
two-level inverter for varied power sharing ratio. This work demonstrates that
the ripple in motor phase current changes when the power sharing in dual two-
level inverter is changed. Current error trajectory and current ripple envelope for
different switching schemes are compared for equal and unequal sharing. Polar
plot representations for peak to peak current ripple in linear modulation range are
also illustrated for varied power sharing.
The concepts were initially simulated using Matlab/Simulink and PLECS. A
5.7 kW open-end winding induction motor was used as the load for experimental
studies. The dual inverter system was build using two Semikron’s stacks having
half-bridge modules of SKM50GB12T4. For the speed control and PWM, a digital
signal processor (TMS320F28069M) and a real-time simulator OPAL-RT (OP8665)
were used.
Keywords: Current ripple; dual inverter; electric vehicle; PWM; SOC.
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Over several years auto manufacturers always faced a dilemma, how to cut fuel
consumption and carbon emissions while preserving the vehicle performance that
consumers have been accustomed to. A continuous decline in oil reserve is also
considered to be the critical issue around the globe [1]. These issues led to in-
creasing momentum in adoption of environmentally friendly vehicles. In the last
decade, there has been a steady rise in Electric Vehicles (EVs), Hybrid Electric Ve-
hicles (HEVs), and Plug-in Hybrid Electric Vehicles (PHEVs) in the commercial
market. However, actual sales volumes are still very low. Optimistic forecasts by
researchers predict that, with more advances in technology to improve the driving
range and battery life, EVs will have a rapid growth in the market in coming years
[2], [3]. This fact in itself opens up a radically new scope and sharp edge challenges
in EV research.
A typical block diagram of EV system is shown in the of Fig. 1.1. Traction
motor is the prime energy conversion component in EV propulsion system. Some










Figure 1.1: Block Diagram of an EV system
of the requirement for traction motor are: (i) High torque capability from zero to
base speed, (ii) constant power capability over a speed range of typically above
base speed, (iii) high efficiency over a wide range of operating conditions. Based
on the above requirements, suitable electrical motors for EVs with applicability
and dynamic operation has been comprehensively reviewed in [4]. Out of vari-
ous types of electric motors, three-phase AC motors are more preferred than the
DC motors. In AC motors, induction motors (IM) are widely used due to their
rugged, reliable and economical construction. However, they are subjected to the
cage losses at lower and higher speeds. Permanent magnet synchronous motor
(PMSM), is an alternative to induction motor, with high power and flux density,
high torque to weight ratio and lower copper losses. However, PMSM has eddy
current losses, limited transient overload power and high uncontrolled generator
voltage [5]. Switch reluctance machines are also attractive solution due to their
simple and rugged construction. However, due to their higher torque ripple and
acoustic noise, they are still under research for EV application [6].
In order to operate traction motors over wide range of speeds and load torques,
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power electronic converter are required. The converter may use silicon based semi-
conductor devices like metal-oxide-semiconductor field-effect transistor (MOSFETS)
or insulated gate bipolar transistors (IGBTs) with anti-parallel diodes to provide
bidirectional power flow. The drive controller provides pulse width modulation
(PWM), which triggers the devices in converter, to generate power output at re-
quired voltage and frequency. The drive controller may have several control loops,
for regulating voltage, current, torque, flux, speed, position, tension, or other de-
sirable conditions of the load. Each of these may have their limiting features pur-
posely placed in order to protect the motor, the converter, or the source. The input
commands and the limiting values to these controllers would normally come from
supervisory control systems, that produce the required references for the drive de-
manded by the user [7]. The traction motor, power converter and drive controller
together forms the whole drive system for EVs. In the next section, various power
converters used for traction drives are discussed in detail.
1.1 Classification of converters for traction motor drives
Converters for high-power motor drives, can be broadly classified into three types
namely cycloconverters, current source inverters (CSI) and voltage source inverters
(VSI) as shown in Fig. 1.2 [8].
Cycloconverter is an AC/AC converter. It is a direct frequency converter that
converts a fixed AC input to an adjustable AC output, whose voltage and fre-
quency can be independently controlled. They are typically used for industrial


























Figure 1.2: Classification of power converter for traction application
AC motor and now increasingly used for the traction motor drive emulation [9]–
[11].
The current source inverter (CSI) and Voltage source inverters (VSI) are DC to
AC converters, hence named as inverters. The current source inverters are fed
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from a DC current source and convert it to AC current output. CSI consists of
DC link inductor and inverter switches, which produces controlled AC current
output [12], [13]. Its main advantage in motor drive application is the inherent
protection against overloads and it is used for specific applications [14], [15]. The
most preferred converter for motor drives is VSI. In this, a fixed DC voltage is
converted to variable AC voltage. VSIs depict a faster dynamic response compared
to CSIs, since there is no line inductor in the DC link. The next sections discuss VSI
and its types in detail.
1.1.1 Voltage source inverters
The most popular choice of circuit topology for EV application among the different
types of converters is the voltage source inverter [16]. For three phase motors, the
fixed DC voltage is converted to three-phase AC voltage with variable magnitude
and frequency. A typical VSI fed drive system for three phase AC motor is shown
in Fig. 1.3. The DC-link capacitor between the source and converter is to filter out
the high frequency switching ripples. The selection of DC link capacitors, bus bar












Figure 1.3: Block diagram of a VSI.
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of the drive [17], [18]. With increase in power level, specific protection modules
like over voltage, over current, saturation and temperature detector are included
in the power circuit [19]. The voltage source inverters can be further classified into
two categories, the two-level and multilevel inverter topologies. The two-level in-
verters are the most popular configuration for motor drives in EV. However, due
to continuous demand to achieve better performance and efficiency, two-level in-
verters are being replaced with multilevel inverters. When compared to two-level
inverters, the merits offered by multilevel converters are reduced harmonic con-
tent in output voltage and current, lower common mode voltage, reduced dv/dt,
lesser voltages stress on power switches and better fault tolerance [20]–[22]. The
circuit configuration and characteristics of both the topologies will be discussed in
the next sections.
1.2 Two-level inverters
The two-level VSI is the simplest and first converter topology used for the three-
phase traction drives [23]. The Fig. 1.4 show the general schematic for the two-level
VSI. The two-level VSI consists of three half-bridges with total 6 power semicon-
ductor switches. In this, A-phase voltage is generated by the half-bridge consisting
of switches S1 and S2. Similarly, B-phase and C-phase voltages are generated by
the other two half-bridge formed by switches S3, S4 and S5, S6 respectively. The
logic states of the switches in a half bridge are opposite. The output of each half-
bridge (between midpoint of half bridge and DC-link ground) is called the pole
voltage (VAO, VBO, VCO). The pole voltage of this inverter can take two values (0









Figure 1.4: Schematic of the two-level inverter.
and Vdc), hence the name two-level VSI. When the top switch is ON and bottom
switch is OFF, the output of half-bridge is Vdc.
In the complimentary switch state, the output is 0. To avoid short circuiting
during transition of the states, a dead-time is inserted by turning off both switches
for a very short duration [24]. The performance of the inverter is highly influenced
by the PWM techniques, associated switching losses, conduction losses, output
and DC-link current ripple. For inverters based on IGBT, dead-time of 1 or 2 µ sec
is generally used. MOSFET being much faster compared to IGBT, the dead-time
are reduced to hundreds of nanoseconds [25]. Since the connected load of VSI is
inductive, anti-parallel diodes are used to freewheel the load current during the
time when both the switches of an inverter leg are in the OFF state.
In two-level inverters, when all the three pole voltages are considered together,
there are eight states for the inverter and corresponding to each state, there is a
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voltage space vector (reference vector) which is applied to the motor. The reference
vector generated by these states can be mapped to a two-dimensional αβ plane as
shown in Fig. 1.5. The reference vector can be expressed as
~Vref = |Vref |6 θ = Vα + jVβ (1.1)
There are six active vectors, V1 (100), V2 (110), V3 (010), V4 (011), V5 (001) and V6
(101) and two zero vectors V0 (000) and V7 (111). In this ‘1’ implies that the top
device is ON and ‘0’ implies that the bottom device is ON as shown in Fig. 1.6.
The tips of the active vectors when joined together form a hexagon. The active
vectors are separated by 60o, making six equal triangular sectors in hexagon. Any
voltage reference vector ~Vref , inside a hexagonal sector, can be generated using the
available vectors of the sector [26], [27]. The per unit pole voltage corresponding
















Figure 1.5: Voltage space vector diagram of the two-level inverter.


















Figure 1.6: Switching states of the two-level inverter.
Table 1.1: Switching states and pole voltage of the two-level inverter.
Space
vector
Inverter Pole voltages Voltage space
state (p.u) vector
(A,B,C) VAO VBO VCO (p.u., Vdc)
V0 000 0 0 0 0
V1 100 1 0 0 16 0o
V2 110 1 1 0 16 60o
V3 010 0 1 0 16 120o
V4 011 0 1 1 16 180o
V5 001 0 0 1 16 240o
V6 101 1 0 1 16 300o
V7 111 1 1 1 0
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Different PWM schemes can be used to generate the fundamental reference
voltage. The main aim of these PWM schemes is to generate a fundamental volt-
age of required amplitude and frequency, as desired by the controller. The inverter
switching can be achieved through either voltage and current control. In the cur-
rent control strategy, a hysteresis band is used, to keep the phase current within
a predetermined limit. This limit depends on a specified current reference value
[28]–[30]. With this hysteresis band, it is difficult to keep switching frequency con-
stant. Hence, this type of control scheme is used for specific speed control applica-
tions. The classical form of PWM generation is the voltage PWM control in which
the switching frequency can be kept constant. The voltage based PWM genera-
tion can be divided into two schemes; continuous and discontinuous conduction.
These modulation schemes can be implemented either by carrier-based modula-
tion (CBM) or by space vector modulation (SVM) technique. The former method is
straightforward, in which the required modulating wave shape is compared with
the carrier to generate the switching pattern. The space vector method realization
is based on the pre-calculation of the time length of the inverter state in switching
cycle [31]–[33]. The switching vectors are stored in look-up table and are applied
for calculated time duration to generate the reference vector (Vref ) in a correspond-
ing sector. Moreover, the method also requires the information on sector of two-
level hexagon which may lead to complexities and higher execution time in digital
implementation [27], [32], [34]. Since SVM generates similar results as the CBM
method, SVM method are avoided due to digital computation complexities [34],
[35].
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1.2.1 PWM for two-level inverters
The most simple and popular scheme in continuous modulation for the two-level
inverter is sinusoidal PWM (SPWM)[31], [32], [36]. In this, three-phase sine waves
(modulating wave) corresponding to the fundamental frequency of the output
voltage are compared with a triangular carrier wave of high frequency as shown
in Fig. 1.7. This comparison with carrier wave also denotes to the switching fre-
quency of the devices. Each leg of the two-level inverter is controlled by the respec-
tive modulating wave. The magnitude of modulating and carrier wave relates to
the reference voltage and carrier voltage respectively. When the reference voltage
is more than the carrier voltage, the pole voltage of corresponding half-bridge will
be Vdc. In the opposite case when the carrier voltage is larger compared to the ref-











Figure 1.7: Modulating and carrier waves in SPWM for a two-level inverter
(top) and pole voltages VAO, VBO and VCO showing two levels.
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limited linear modulation range. The maximum fundamental voltage amplitude
obtained in SPWM is 0.5Vdc and results in inefficient utilization of the DC-bus [32],
[36].
Another common continuous modulation scheme is space vector PWM (SVPWM),
which is used in many applications where voltage controlled VSIs are used [31],
[32], [34]–[37]. SVPWM is a modification to the SPWM in which modulating wave-
form are injected with triplen harmonic component as common mode voltage.
Hence also know as triplen harmonic injection (THI) PWM. Since the neutral point
of the motor is not connected to the inverter, the common mode voltage will not
appear in the phase voltages. The new modulating waveforms, after the addition




CN as shown Fig. 1.8 [37]. These
new modulating waveforms are compared with triangular carrier waveform , to
generates the pole voltages in VSI. It may be noted that the peak amplitudes of
these new references are less compared to the original references, and it is possible
to get more output voltage while maintaining linear modulation.The major advan-





Figure 1.8: Modulating and carrier waves in SVPWM for a two-level
inverter.
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by 15.4% and better utilization of DC-bus voltage. In this scheme, the maximum
fundamental voltage amplitude can be increased to 0.577Vdc [36].
In two-level inverters, for reduced harmonics, the switching frequency need
to be increased. But higher switching frequency will increase switching losses in
semiconductor devices. In order to overcome this drawbacks discontinuous mod-
ulation schemes (DPWM) are suggested in the literature [38]–[41]. In DPWM, the
switching devices are clamped to the positive or negative DC bus over certain in-
tervals, thus also called as bus clamping PWM. The main types of DPWM tech-
niques are continual clamp and split clamp, in which the corresponding phase are
clamped to DC bus for 60o and 30o interval respectively. This reduces the switching
losses to around 33%, compared to the continuous PWM schemes [40]. The DPWM
technique could be an effective solution in reducing switching losses. However, the
developed torque in machine can have considerable ripples [42], [43]. In vehicular
application the torque ripple may not be a concern due to high inertial load [44].
The Fig. 1.9 and 1.10 shows the modulating wave of continual clamp and split
clamp schemes. It can seen from the figures that modulating waves are clamped to






Figure 1.9: Modulating and carrier waves for discontinuous (60o) PWM






Figure 1.10: Modulating and carrier waves for discontinuous (30o) PWM
these modulating waves are compared with high frequency carrier wave, there
will be no switching in the clamped portion and the generated pole voltages will
be discontinuous in pattern.
The two-level inverter has many drawbacks. One of which is the lower output
voltage from the high voltage DC source (battery pack) in EV. One alternative to
this drawback is to include a DC/DC boost converter between the DC source and
two-level inverter, which may complicate the control strategy for both the DC/DC
converter as well as the inverter. Secondly, since there are only two levels, the large
dv/dt in the output waveform can cause failure of the winding wire insulation
[45]. To get nearly sinusoidal current waveforms, the switching frequency of the
inverter has to be increased. It will lead to higher switching losses and electromag-
netic interference (EMI). If the switching frequency is kept low, it will introduce low
order harmonics in phase currents and undesirable torque ripple in the motor [46].
Moreover, the two-level inverter has poor fault tolerance and the failure of any de-
vice will result in the complete shut-down of the drive. Multilevel inverter can be a
suitable alternative to the two-level inverters. A higher voltage with reduced har-
monic distortion and better electromagnetic compatibility can be synthesized from
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lower voltage inputs in multilevel topologies. Moreover, the switching frequency
of the devices can be kept low, which will reduce dv/dt, device stress, common
mode voltage etc [20], [21].
1.3 Multilevel inverters
Multilevel inverters are the most preferred topology for high power application.
They have more than two-levels in the individual pole voltage. The importance
of multilevel converters is discussed in several publications [20]–[23], [47]–[50].
Although multilevel inverters are already proven technology, it presents a great










Figure 1.12: Reference wave and the resultant pole voltage for a three-level
inverter.
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development for automotive application. Active research is being undertaken in
transportation sector to improve upon power topology, performance, efficiency,
power density, modulation methods, packaging, reliability and cost of multilevel
inverters. The simplest multilevel inverter is the three-level inverter. A simpli-
fied schematic of one leg of a three-level inverter using a rotary switch with three
contacts is shown in Fig. 1.11. The pole voltages obtained from this inverter are
+0.5Vdc, 0 and −0.5Vdc. Fig. 1.12 shows the voltage reference and the correspond-
ing pole voltage waveform for a three-level inverter. For a general n-level inverter,
the number of power supply capacitors will be n − 1, and the rotary switch will
be having n contacts. There are various circuit configurations by which the rotary
switch can be implemented electronically. The three traditional circuit configura-
tion for multilevel topology are neutral point clamped (NPC) or diode clamped,
flying capacitor (FC) or capacitor clamped and cascaded H-bridge. These are dis-
cussed below in detail.
1.3.1 Neutral point clamped inverter
In three-level inverters, the neutral point clamped inverter are one of the most com-
mon topology. The schematic of three-level NPC inverter is shown in Fig. 1.13. It
consists of 12 IGBTs with anti-parallel diodes and another independent six diodes.
The blocking voltage requirements of all the IGBTs and diodes are equal to 0.5Vdc.
Consider the leg corresponding to the A-phase. When S1 and S2 are ON, the out-
put voltage is +0.5Vdc. For −0.5Vdc, S3 and S4 are turned ON. To get the midpoint
of the DC bus, S2 and S3 should be turned ON. In this case, the forward current
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M
Figure 1.13: Schematic of the three-level neutral point clamped inverter.
will be passing through D1 and S2, and the path for reverse current will be through
S3 and D2. Table 1.2 shows the logic states of the switches to get the required pole
voltages. To get more output levels, additional capacitors and switching devices
may be incorporated to this circuit configuration. As the number of level increases,
reverse voltage across the clamping diodes becomes unequal. To get the same re-
verse drop, many diodes are to be connected in series. Another issue is the unequal
voltage sharing of the capacitors at the DC-link, which can result in undesirable





State of the switch
S1 S2 S3 S4
+0.5Vdc 2 ON ON OFF OFF
0 1 OFF ON ON OFF
−0.5Vdc 0 OFF OFF ON ON
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output harmonics. Usually additional capacitor voltage-balancing techniques are
required to get equal sharing of the capacitor voltages [51]–[53].
1.3.2 Flying capacitor inverter
The flying capacitor inverter is another successful multilevel inverter topology [22],
[54]. The DC-bus mid point is generated by floating capacitors, which can be al-
ways balanced. Fig.1.14 shows the schematic of the three-level flying capacitor
inverter. The capacitors C1, C2 and C3 are the floating capacitors and the voltage
across these capacitors are 0.5Vdc. For the A-phase sub-circuit, switches S1 and S2
are turned on to get output voltage of +0.5Vdc. Similarly S3 and S4 is activated to
get−0.5Vdc. The DC bus midpoint can be obtained on the output in two ways. One
way is by turning on S1 and S3, and the other way is by turning on S2 and S4. For
M
Figure 1.14: Schematic of the three-level flying capacitor inverter.
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State of the switch
Current direction
through C1
S1 S2 S3 S4 +ve IA -ve IA
+0.5Vdc 2 ON ON OFF OFF Zero current
0 1 ON OFF ON OFF + -
0 1 OFF ON OFF ON - +
−0.5Vdc 0 OFF OFF ON ON Zero current
the same direction of output current, one connection will give charging of the ca-
pacitor and the other will give discharging. By selecting the proper connection to
generate the midpoint, the capacitors can be always balanced. The disadvantages
of this configuration are the requirement of extra capacitors, voltage sensors and
frequent switching to maintain the capacitor voltages using the redundant states.
Table 1.3 shows the states of the switches, pole voltages and the capacitor current
directions. This topology also can be extended to get more levels.
1.3.3 Cascaded H-bridge inverter
This was first topology which was introduced in multilevel converters [49], [55]–
[57]. Fig. 1.15 shows a three-level CHB inverter topology, having three H-bridge
cells. Each cell can be powered by independent symmetrical voltage sources and
can produce the corresponding pole voltages. This makes the structure more mod-
ular. The output voltage that can be obtained from each cell is +0.5Vdc, 0 and
−0.5Vdc. Consider the sub-circuit for A-phase. When S2 and S3 is turned ON, the
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M
Figure 1.15: Schematic of the three-level cascaded H-bridge inverter.
output voltage is +0.5Vdc and for −0.5Vdc, S1 and S4 are turned ON. Zero output
can be obtained either by turning ON the bottom switches or by turning ON the
top switches of the cell. Table 1.4 shows the states of switches for the corresponding
pole voltages. It can be seen from the circuit configuration that the voltage stresses
for all the devices will be equal. The topology is more fault tolerant compared to
NPC and FC. The disadvantage of this topology is the requirement of multiple iso-
lated power sources [58]. The topology can be easily extended to get more levels.
Moreover, with asymmetric voltages, the levels can be increased compared to other





State of the switch
S1 S2 S3 S4
+0.5Vdc 2 OFF ON ON OFF
0 1 OFF ON OFF ON
0 1 ON OFF ON OFF
−0.5Vdc 0 ON OFF OFF ON
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topologies with similar device count [59], [60].
1.3.4 Multilevel inverter by cascading two-level inverters
A three-level inverter topology obtained by cascading two-level inverter [22], [49],
[54] is shown in Fig. 1.16. In this topology, the capacitor balancing issues are
avoided by using two separate voltage sources. Also additional clamping diodes
are not required and the configuration is much simpler compared to above men-
tioned three-level topologies. The drawback of this topology is the unequal block-
ing voltages for the devices. The conventional half bridges can be used to cascade
one leg and in that, the top and bottom devices are always complimentary. The
inverter switching logic is given in Table 1.5.
M
Figure 1.16: Schematic of the three-level cascaded inverter.
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State of the switch
S1 S2 S3 S4
+0.5Vdc 2 ON OFF ON OFF
0 1 OFF ON ON OFF
−0.5Vdc 0 OFF ON OFF ON
1.3.5 Dual inverter configuration
In the case of conventional star or delta connected motors, only one end of the sta-
tor windings are accessible. It is possible to design various inverter topologies by
using both ends in three phase windings of the motor (open-end winding) [61]–
[65]. In this configuration, both ends of the windings are connected to separate
three phase inverters. It is also know as dual two inverter. The individual inverter
can be a two-level inverter or any conventional multilevel inverter [64], [66]. Fig.
1.17 shows a three-level inverter topology for an open end winding motor. It con-
sists of Inverter 1 and Inverter 2 which are conventional two-level inverters, hence
popularly know as dual two-level inverter. When compared to other three-level
Inverter 1 Inverter 2
M
Figure 1.17: Schematic of dual two-level inverter using open-end winding
motor.
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topologies, the open-end winding motor fed from dual two-level inverter has fol-
lowing advantages:
(i) Additional diodes and capacitors are not required.
(ii) Absence of neutral point fluctuation.
(iii) Independent control of each inverter is possible.
(iv) Simple configuration with higher switching vector redundancy.
(v) Modular and economical due to availability of conventional
two-level inverters and its auxiliary circuits.
The open-end winding topology can be supplied either from a single DC source.
A single DC source fed dual inverter will have inherent zero sequence current due
to the presence of common path. Common mode chokes can be used to suppress
the common mode current. However, the large size of inductors will not be suit-
able for traction application. Alternatively, circulation of common mode current
in dual inverter circuit can be removed using specific PWM techniques [63], [67],
[68]. However, this may cause a limitation in the output voltage generated by 15%
[65]. Thus the effect of zero sequence current is intrinsically eliminated when the
topology is fed from isolated DC sources. It is also feasible to produce multilevel
output if the topology is configured with one DC source on Inverter 1 and one
floating capacitor bank on Inverter 2. When the capacitor is properly balanced and
charged, it can act as harmonic filter [69]. The isolated DC supplies can be equal
or unequal in voltage magnitude. With the same converter configuration, one can
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produce a four-level voltage output with 2:1 ratio of voltages at the both isolated
DC source. It has been reported that a four-level inversion is the optimal propor-
tion from unequal isolated DC sources fed to dual inverter [70]. However, due to
the asymmetrical DC-links, the power switches at higher DC bus side will have to
tolerate double voltage [71].
The topology also has higher tolerance for half-bridge faults [72]. During a fault
occurrence in any leg of either one of the two-level inverters, the system can be
operated with the healthy inverter as a conventional three-phase drive. This can
be implemented by creating an artificial star connection at the faulty inverter by
closing either all top devices or bottom devices. This mechanism ensures a reliable
operation of the traction drive at half rated power and rated speed [73].
1.3.6 Space vector hexagon and PWM for multilevel inverters
The voltage space vector diagram of the three-level inverter shown in Fig. 1.18 is
an extension of the two-level structure. It can be observed that three-level inverter
has 27(33) switching states, of which many states are redundant. It consists of an
outer hexagon with seven inner sub-hexagons. The radius of the outer hexagon
and the sub-hexagons are Vdc and 0.5Vdc respectively. There are 19 unique voltage
space vectors, and the inner voltage space vectors can be generated in multiple
ways. The redundant states can be used for capacitor balancing in topologies hav-
ing capacitors. The inverter states corresponding to the voltage space vectors are
marked with 0, 1 and 2 which represents the pole voltage of −0.5Vdc, 0 and +0.5Vdc
respectively [62], [63], [65], [74].































Figure 1.18: General space vector diagram of the three-level inverter.
The carrier-based modulation techniques used for the two-level inverter can be
extended to generate the gating signals for the multilevel inverter [75]–[77]. The
main problem in this extension is the generation of multiple level shifted carriers
in standard digital implementation. There are several methods suggested in which
+0.5 Vdc
-0.5 Vdc
Figure 1.19: Modulating and carrier waves in SVPWM for a three-level
inverter
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+0.5 Vdc
-0.5 Vdc
Figure 1.20: Modulating and carrier waves in DPWM (60o) for a three-level
inverter
the reference waves can be modified to compare with single carrier [78]. For a
n-level inverter n − 1 level shifted carrier are required. For three-level PWM gen-
eration, two level shifted carrier are used, each with a height of 0.5Vdc. These level
shifted carriers can be in phase opposition disposition (POD) or phase disposition
(PD). However the latter has proven to be better in harmonics performance [27],
[79]. Fig. 1.19 and Fig. 1.20 shows the SVPWM and discontinuous (60o) PWM
schemes in which reference is compared with carrier waves to generate the re-
quired pole voltages for a three-level inverter as shown in 1.12.
1.4 Controllers for VSI fed drives
The voltage source inverter fed drives provides three phase voltages of variable
frequency and variable amplitude to the motor. A variable frequency is required,
since the rotor speed depends on the speed of stator rotating magnetic field. A vari-
able voltage is required for constant flux operation so as to obtain maximum torque
at all speeds of operation [80]. Various types of controllers have been proposed for
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VSI fed drives [80]–[82]. Induction machines control methods can be classified into
scalar and vector control. In scalar control, only magnitude and frequency of volt-
age, current and flux linkage vectors are controlled. The scalar control methods are
simple to implement and the most popular in drive application. The vector control
methods not only allows the control of voltage amplitude and frequency, but also
the instantaneous position of the voltage, current and flux vectors. This improves
significantly the dynamic behavior of the drive. Therefore, several methods for de-
coupling torque and flux have been proposed. Field oriented control (FOC) and
direct torque control (DTC) are the two most popular vector control methods [83].
These control methods are briefly described in the sub-sections below.
1.4.1 V/f Control
The V/f control is the simplest and low cost control scheme for IM [84]–[86]. It is
based on the steady state approximation that if the V/f ratio of the IM is kept con-
stant, the air gap flux and torque developed in the motor is constant. At low fre-
quency the approximation is not valid, as the stator resistance cannot be ignored,
and a minimum voltage is required to maintain the flux. At frequencies higher























Figure 1.21: Block diagram of open loop V/f control.
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voltage. The open-loop V/f controller is illustrated in Fig. 1.21 [84]. The speed
control is achieved by varying the voltage in accordance with the desired motor
speed. The draw back of open-loop control is that the actual speed of the motor
varies according to load torque which affects the slip speed. As a result, this con-
troller is used only in low-performance applications where precise speed control is
not necessary [84], [86]. Different closed loop schemes are suggested in the liter-
ature to overcome this issue. However, either expensive or complex computation
is required to estimate the slip speed [84]. The main drawbacks of V/f control are
poor performance at low speeds and during dynamics. Various researchers have
tried to address these concerns [87]–[91]. For precise and accurate control, the V/f
is being replaced by FOC and DTC in high performance applications.
1.4.2 Field oriented control
The Field oriented control (FOC) was first proposed by K. Hasse [92] and by F.
Blaschke [93] in early 1970s. The invention of FOC brought induction machines
control similar to the DC machines. FOC provides decoupled control of torque
and flux, which is inherently possible in the DC machines. The motor input cur-
rents are adjusted to set a specific angle between fluxes produced in the rotor and
stator windings. Once the flux angle is known, an algorithm performs the trans-
formation by changing three-phase stator currents into the orthogonal torque and
flux producing components. These components are controlled in their d-q axis and
an inverse transformation is used to determine the necessary three-phase currents
or voltages.








































































Figure 1.22: Block diagram of direct vector control.
Blaschke [93] used hall sensors mounted in the air gap to measure the machine
flux, and thereby obtain the flux magnitude and flux angle for field orientation.
Field orientation achieved by direct measurement of the flux is termed as direct
flux orientation (DFO). Later on the control scheme for direct FOC has been modi-
fied with open loop rotor flux estimator as shown in Fig. 1.22 [94], [95]. Hasse [92],
on the other hand, achieved flux orientation by imposing a slip frequency derived
from the rotor dynamic equations so as to ensure field orientation as shown in Fig.
1.23. This alternative, consisting of forcing the field orientation in the machine,
is known as indirect field orientation (IFO). IFO has been generally preferred than
the DFO implementation, to avoid expensive hall probes and complex computa-
tion for rotor flux estimation. The operation of IFO requires correct alignment of
the d-q reference frame with the rotor flux vector. This needs an accurate knowl-
edge of the machine rotor time constant τr. However, τr will change during motor
operation due to temperature and flux changes. On-line identification of the sec-
ondary time constant, for calculation of the correct slip frequency in indirect rotor









































































Figure 1.23: Block diagram of indirect vector control.
flux orientation, is essential and has been addressed by different researchers [96],
[97], thus providing a means of adapting τr during the normal operation of the
drive. An indirect rotor flux orientation drive with on-line tuning of τr can provide
better torque and speed dynamics than a typical DC drive.
The use of vector controlled drives provides several advantages over DC ma-
chines in terms of robustness, size, lack of brushes, and reduced cost and main-
tenance. However the typical FOC based motor drive requires the use of an ac-
curate shaft encoder for correct operation. The use of this encoder implies addi-
tional electronics, extra wiring, extra space and careful mounting, which detracts
from the inherent robustness of induction motors. Moreover it adds significantly to
the overall cost of the motor drive. Therefore there has been great interest among
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researchers in developing high performance motor drive that does not require a
speed or position transducer for its operation. Various schemes for speed estima-
tion were proposed in literature for achieving speed sensor-less vector control of
AC motors [98]–[104].
1.4.3 Direct torque control
New strategies for the torque control of induction motor was presented as direct
self control (DSC) by M. Depenbrock [105], [106] and as direct torque control (DTC)
by I. Takahashi and T. Noguchi [107]. The principle is based on the hysteresis con-
trol and it enables both quick torque response and efficiency operation. DTCs con-
trols the torque and speed of the motor directly, based on the electromagnetic state
of the motor. In this control, the motor decoupling and linearization via coordinate
transformation used in FOC, is replaced by hysteresis controllers. The hysteresis
controllers fits well with the on-off operation of the semiconductor power devices
used in the VSIs. It only needs to know the stator resistance and terminal quantities
(voltages and currents) in order to perform the stator flux and torque estimations.
The basic method for estimating these parameters is by using the stator voltage
model which does not require any other physical parameter but the stator resis-
tance.
The basic configuration of the conventional DTC drive proposed by Takahashi
is shown in Fig. 1.24 It consists of a pair of hysteresis comparator, torque and flux
estimators, voltage vector selector and a VSI. DTC performs separate control of the
stator flux and torque, which is also known as decouple control. The core of this


































Figure 1.24: Block diagram of direct torque control.
control method is to minimize the torque and flux errors to zero by using a pair
of hysteresis comparators. The hysteresis comparators determines the appropriate
voltage vector and also the time duration of the selected voltage vector. It could be
noted that the whole performance of the system is directly dependent on the esti-
mation of stator flux and torque. Inaccurate estimations will result in an incorrect
voltage vector selection. Moreover, with hysteresis bands, there will considerable
torque and flux ripples in motor drive. To overcome these problems, extensive
research and development has been carried out in DTC [108]–[113].
1.5 Objectives of Thesis
• Develop a PWM technique for effective power sharing in dual two-level in-
verter drive using carrier based modulation.
• Develop an algorithm for power flow control and state-of-charge balancing
in isolated battery sources feeding the dual two-level inverter.
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• Detailed performance analysis of the dual two-level inverter drive with power
sharing control considering total harmonic distortion (THD), speed and torque
ripple, drive cycle tests using hardware-in-loop.
• Illustrate a generalized block diagram representation for power sharing mod-
ulation technique with different switching schemes.
• Performance analysis of motor phase ripple current at different sharing ratio
in dual inverter drive.
1.6 Scope of Thesis
One of the main desired features of any traction drive is to provide sinusoidal
phase current shape during steady-state operation. Moreover, the traction drive
should have lower stress on devices, minimum losses, less electromagnetic inter-
ference, better fault tolerance etc. Multilevel inverters have been suggested to meet
the above-mentioned features in traction drives. Many multilevel topologies are
available. However, the automotive industry is still exploring for the most suitable
topology with improved features. A dual two-level inverter, generating a three-
level output can be a feasible and modular topology for the vehicular application.
For improving the performance and reliability of the topology, optimal PWM tech-
niques have been studied in this thesis which can be implemented for EV drives.
Chapter 1 starts with a brief survey on converter topologies used for traction
drives. Then, two-level inverters are briefly introduced with the concept of the
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space vector structure (hexagon). This is followed by the pulse width modulation
techniques for generating switching sequences in two-level inverters. After this,
multilevel topology (three-level) and their PWM techniques and space vector struc-
ture are briefly discussed. Special mention is made on the features and benefits of
the dual two-level inverter when compared to the other three-level topologies. Fi-
nally, a detailed study on various controllers for VSI is provided.
Chapter 2 describes the configuration and modeling of dual two-level inverter
fed from isolated DC sources. The orientation of space vector hexagon from indi-
vidual two-level space vectors is also discussed. A very simple carrier based mod-
ulation technique is proposed for sharing the instantaneous power between the
isolated sources. The proposed technique is conceptually analyzed using math-
ematical expressions. Switching sequences are provided to explain the effect of
power sharing in dual two-level inverter.
Chapter 3 provides the control and block diagram representation of the exper-
imental implementation. The simulation results along with (Fast Fourier Trans-
form) FFT analysis are provided to validate the proposed power sharing modula-
tion technique. Experimental results are provided at different frequency operation
to verify power sharing. Finally, the effectiveness of the proposed scheme for EV
application is substantiated through SOC balancing and power sharing results in
different drive cycles.
Chapter 4 investigates different power sharing PWM techniques in the dual
two-level inverter. The effect of these PWM techniques on the motor current ripple
is analyzed for equal and unequal power sharing ratios. The trajectory of ripple
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currents and peak to peak ripple content for different PWM techniques is also ex-
plained under varied power sharing ratio. The chapter concludes with details of
analytical study using simulation and experimental results which validate ripple
analysis.
Chapter 5 provides an overview of the thesis work and contributions
Chapter 6 explains the scope for future work based on the current contributions.
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Chapter 2
Power sharing PWM technique in
dual two-level inverter drive
2.1 Introduction
Multilevel inverters have been proposed as an improvement for high power and
high voltage electric traction drives. A three-level inverter can be realized by using
an open-ended machine, fed from dual two-level inverter [20]–[22]. The topol-
ogy has a simple configuration when compared to other three-level inverters. As
discussed in the previous chapter, the structural advantages made dual two-level
inverter to be extensively explored for electric transportation [114], [115]
A dual two-level inverter supplied from isolated DC sources is a modular struc-
ture. In EVs, the battery pack, comprising of multiple cells can be conveniently
split into two equal sub-packs. It is essential that the isolated battery packs should
discharge uniformly and maintain balanced DC voltage at the DC-link terminals.
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Due to manufacturing tolerances and aging over the time, the battery packs feed-
ing the individual inverter may differ in charge or capacities. This will cause the
cells to hold different voltage levels and state of charge (SOC). If the same amount
of power is drawn from both sources, the weaker battery pack may discharge at a
faster rate than the other, which may affect the overall performance of the EV drive.
For reliable operation, a suitable PWM technique can be implemented to regulate
the power flow between isolated battery packs and balance their instantaneous
SOCs [116].
In this chapter, a concept of simple carrier-based modulation (CBM) technique
is proposed for power flow control in dual inverter drive fed from isolated sources.
The modulation techniques is a modification to the conventional three-level PWM
generation. The control technique is based on an offset mechanism of the modulat-
ing signals in the carrier region. The proposed method is analyzed using switching
sequences and mathematical equations. For normal operation in linear modulation
range, an expression for the power sharing limit is derived.
2.2 Dual two-level inverter configuration
A dual two-level inverter is derived from cascaded multilevel topology [61]. It
feeds a three-phase open-end winding machine from both ends of stator coil using
two two-level inverters. The DC sources are electrically isolated to avoid the com-
mon mode current in the circuitry as discussed in chapter 1. In this work isolated
DC sources are symmetrical and are kept at equal voltage level for a three-level












Figure 2.1: Schematic of dual two-level inverter feeding open-ended




Figure 2.2: Per-phase equivalent circuit of dual two-level inverter.
operation. The dual two-level inverter fed from isolated battery sources is shown
in Fig. 2.1 and its per-phase equivalent circuit is shown in Fig. 2.2.
With reference to Fig. 2.1, let fictitious point N be the neutral of the system
(though the system by itself does not have a neutral point). Let the Inverter-1 apply
voltages at points A1, B1 and C1 and let the Inverter-2 apply voltages at its respec-
tive terminals namely A2, B2 and C2. The phase voltage equation for Inverter-1 can
be expressed as below:
VA1N = VA1O1 − VNO1
VB1N = VB1O1 − VNO1
VC1N = VC1O1 − VNO1
(2.1)
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where VN1O1 is the common mode voltage given by
VNO1 =
VA1O1 + VB1O1 + VC1O1
3
(2.2)
Similarly for Inverter-2, we have
VA2N = VA2O2 − VNO2
VB2N = VB2O2 − VNO2
VC2N = VC2O2 − VNO2
(2.3)
VNO2 =
VA2O2 + VB2O2 + VC2O2
3
(2.4)
By using superposition principle [62], the effective pole voltages and phase volt-
ages (measured at each stator winding ends) of dual two-level inverter can be writ-
ten as below in (2.5) and (2.6) receptively:
VApole = VA1O1 − VA2O2
VBpole = VB1O1 − VC2O2
VCpole = VC1O1 − VC2O2
(2.5)
VA1A2 = VA1N − VA2N
VB1B2 = VB1N − VB2N
VC1C2 = VC1N − VC2N
(2.6)
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2.3 Space vector and PWM generation in dual inverter
In dual two-level inverter, each inverter can produce two-level voltage space vec-
tors as shown in Fig. 2.3, and the resultant space vector diagram can be found using
the superposition theorem [62]. A graphical method to find the resultant voltage
space vector is illustrated in Fig. 2.4. The hexagons drawn with solid and dot-
ted lines represent the voltage space vectors produced by Inverter-1 and Inverter-2
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Figure 2.4: Graphical representation of superposing two-level space vectors.
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voltage space vector can be found by keeping the center of the second hexagon on
the vertices of the first. The figure shows the orientation of voltage space vectors
produced by Inverter-2 when the states of the Inverter-1 are 100 and 110 respec-
tively.
The required three-level space vector (SV) by superposing individual two-level
SV is shown in Fig 2.5. The SV hexagon has as 6 sectoral triangles and each sector
contains 4 inner equilateral triangles with side length of Vdc/2. The edges of the
triangle has the corresponding switching vectors, which are formed by the combi-
nation of two-level SV structures [65]. The sector triangle has a median length of
√
3/2Vdc, which denotes the maximum radius of the circle that can be inscribed in
SV hexagon by the rotating Vref . This can be expressed as below:






















Figure 2.5: Space vector for dual two-level inverter.
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There have been various modulation techniques suggested in the literature for
the efficient multilevel operation of dual inverter drive [71], [117]–[121]. The mod-
ulation in dual inverter can be synthesized either by space vector modulation (SVM)
or CBM technique. The latter is proven to be the simplest and feasible method for
digital implementation [79]. The two level carrier-based modulation [76], has been
extended to multilevel inverters with the level shifted carriers in phase disposi-
tion. This carrier arrangement gives the better harmonic results [79]. The carriers
are placed in contiguous band and the total height of the carrier band denotes the
available DC-link voltage (Vdc) in dual two-level inverter. For a three-level op-
eration, the height of each phase disposed carrier will be Vdc/2. The modulating
waves, when compared with high frequency level shifted carriers, the required
gate pulses are generated for the top devices of Inverter-1 and Inverter-2, whereas
bottom devices will be switched in complimentary to the top devices of each half-
bridge leg. Moreover the comparison logic of the modulating waves with lower
carrier is inverted to that of the upper carrier [71], [120].
2.4 Proposed power sharing concept in dual inverter
In EVs, a uniform discharge of the isolated battery packs feeding the dual two-
level inverter, is an interesting topic to be surveyed. For this, the power from the
isolated DC sources can be regulated by shifting the switching between the two
inverters. The power sharing capability of this topology was first reported in [72],
[116]. A space vector approach for dual two-level inverter, similar to conventional
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three-phase inverter is described in [117]. The control effectively switches each in-
verter alternatively in a sub-cycle of a switching period. However, this method
requires sector identification for switching pattern. Power sharing with optimal
DC bus utilization, can be achieved by independent modulation and control of the
two inverters using collinear vectors [119]. Due to the switching sequence com-
plexities in digital domain, a modified space vector method is proposed in [122] to
attain power sharing control within each switching cycle. However, the complex
realization of SVM with effective switching time calculation still exists.
Power sharing using CBM can be more simple and easily implemented. In
CBM, the upper carrier generates the switching sequences for Inverter-1, whereas
lower carrier generates the sequences for Inverter-2, when both compared to the
same triplen harmonic injected (THI) modulating waves. The area for logical com-
parison in carrier region varies with the modulation index (M ) as graphically rep-
resented in Fig. 2.6. For clear visualization the carriers in the figures are illustrated







Figure 2.6: Modulating and level shifted carrier waves comparison for
three-level PWM. (a) lower M , (b) higher M .
Chapter 2. Power sharing PWM technique in dual two-level inverter drive 44
the zero crossing at the center of the carrier band i.e. the modulating waves are uni-
formly placed in both carriers. Therefore, CBM inherently provides an equal power
sharing in an average sense in dual two-level inverter, if the isolated DC sources
are maintained at equal SOC. The shaded (blue) segment in Fig. 2.6(a) and 2.6(b)
represents the actual region for logical comparison to generate PWM switching in
each inverter at different M . If M < 1 there are considerable (unshaded) portions
still available in both carriers, which may also be utilized for PWM switching. This
provides an additional degree of freedom to shift the modulating waves within the
carrier limits [123].
A calculated DC offset voltage (Vk) with respect to M , can gradually push the
modulating wave in the upper carrier or lower carrier as shown in Fig. 2.7. A
positive Vk will shift the zero crossing of the modulating waves in the upper carrier
and a negative Vk will shift the zero crossing in the lower carrier. When M is small,
it can be clearly seen that the modulating waves can be conveniently placed in any
one carrier. The darker shade (purple) in Fig. 2.7(a) and 2.7(a) represents that the
entire switching shifted to one of the two-level inverter. This leads to the possibility
of power flow from any one inverter in dual two-level inverter. When M is high as
shown in Fig. 2.7(c) and 2.7(d), the modulating waves can be unequally displaced
in each carriers based on the offset values applied and the switching will be more in
the inverters associated with the darker shaded (purple) segment in carrier region.
Therefore, the power flow between the inverters can be conveniently manipulated
with the offsetting.













Figure 2.7: Modulating waves moved in the upper and lower carriers for
different M . (a) lower M with positive Vk, (b) lower M with negative Vk, (c)
higher M with positive Vk, (d) higher M with negative Vk.
The power sharing in dual inverter due to the applied offset, can be analyzed
using the Fourier series of output voltage. For evaluation, the sinusoidal reference
of phase-A1A2 can be considered as shown in Fig.2.8. When an offset is applied,
the darker shaded (purple) portion of the fundamental output voltage will be pro-
duced by one of the inverter where as the lighter shaded (green) portion is pro-
duced by the other inverter. In the figure, the original horizontal reference of the
phase voltage is represented in dotted line and the new position of the horizontal
reference due to the applied offset Vk is shown in solid line. α is the position of
new zero crossing in the output voltage. To simplify the analysis, the origin of the









Figure 2.8: Fundamental component of the output voltage in phase-A1A2 of
dual two-level inverter.
fundamental wave is chosen to get a cosine function. The relation of the output





where M is the modulation index and k is the normalized value of offset voltage
Vk. The voltage waveform seen by each inverter has fundamental and it’s odd har-
monics. For the power sharing in EV system, the instantaneous SOCs of the battery
packs are considered. Since the SOC changes based on the average DC-link current
which in turn depends only on the fundamental voltage, only the fundamental
component of the output voltage need to be considered. Due to the symmetry of
























































Since variation in k is very small, (2.11) can be simplified by small angle approxi-








The fundamental value obtained can be substituted in the input and output power





where Vdc and Idc are dc side voltage and current respectively and Io is the output
phase current. From (2.13), the current and the power from each DC source can be
determined. It can be noted from (2.12) and (2.13) that, the input power of each
inverter can be varied as a function of offset voltage irrespective of the operating
power factor.
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2.4.1 Derivation of Offset limits for proposed technique
From the discussion in the above section, it can be concluded that the power can
be shared as desired in the dual two-level inverter by application of a common
offset voltage (Vk) to the instantaneous modulating wave. The value of Vk could be
positive or negative. However, for an effective multilevel waveform and to avoid
six step operation, the offset should be limited to retain the modulating wave with
in the carrier region. This can be ensured by calculating the Vk as a function of
M . From Fig. 2.5, it can be noted that the maximum voltage vector which can be
applied is
√







where Vm is the magnitude of the reference voltage vector and Vdc is total DC-link





; 0 ≤M ≤ 1 (2.15)
From (2.15) following inferences can be made:
(i) The maximum value of offset which can be theoretically applied is ±0.5
(ii) For aM < 0.5, the modulating waves can be conveniently shifted to one of the
carriers and the inverter related to that carrier will deliver the entire power to
the load motor. This can be suitable for implementation in fault conditions,
where the modulating wave can be shifted to the carrier corresponding to
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the healthy inverter. The other inverter will have zero vector state, which
naturally provides a star connection at the other terminals of the motor. Thus
the drive can be operated at half speed and power. For M = 0.5, the zero
crossing of the modulating waves can be placed exactly at the center of any
carrier. This is the maximum M for which power can be delivered from one
of the inverter.
(iii) 0.5 < M < 1, both inverters will be feeding the load motor. However, the
inverter related to the carrier with larger fraction of modulating waves will
be delivering more power to the load motor.
(iv) For M = 1, no power sharing will be possible, as the offset will be zero. This
would be a very rare scenario in EVs, for a city drive cycle.
2.4.2 Switching Sequence for proposed technique
The switching sequence with offset mechanism can be analyzed by the space vector
approach, for which first sectoral triangle, OGI is examined. The required voltage
vector is assumed to be at center of each sub-triangle (OAB, AHB, AGH , BHI)
as illustrated in middle trace of Fig. 2.9. The top and bottom traces shows the
gate switching for the two inverters along with position of modulating waves in a
switching cycle when each offsets are applied. The height of each carrier is 0.5 and
total switching cycle time is Ts. The gate signals for Inverter-1 and Inverter-2 are


















































































































Figure 2.9: Switching pattern for voltage vector in positive and negative offset for first sectoral triangle OGI .
(top) Switching pattern for positive Vk, (center) different voltage vector position in sectoral triangle and
(bottom) switching pattern for negative Vk. (a) Inner sub-triangle. (b) Middle sub-triangle. (c) and (d) Outer
sub-triangles.
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When M is small, the required voltage vector v lies in the inner sub-triangle
OAB. For both positive and negative offsets, v can be generated by switching
vectors of any one inverter, keeping the other one clamped to its zero vector. In
the Fig. 2.9(a), it can be noted that the switching pattern is symmetrical for either
offset cases, with switching in only one inverter. When the vector is in middle
sub-triangle, the switching pattern will be asymmetrical for both offsets. However,
there are no overlapping between the active vectors as mentioned in [122]. The
sequence of switching in both offsets will be same, when the reference vector is in
the outer sub-triangles, AGH and BHI as illustrated in Fig. 2.9(c) and Fig. 2.9(d).
However, the time duration of the active vectors and the zero vector will change
with applied positive and negative offsets. Overall, it can be noted that the com-
mutation in a switching cycle is minimum for each sub-triangles. The switching
sequence shown in Fig. 2.9 is shown in tabular form in 2.1.
Table 2.1: Switching states for applied offset in first sector.
Switching vectors
Sub triangle Upper offset Lower offset
OAB 88’, 18’, 28’, 78’ 87’, 84’, 85’, 88’
AHB 85’, 15’, 18’, 28’ 84’, 85’, 15’, 18’
AGH 84’, 14’, 15’, 18’ 84’, 14’, 15’ , 18’
BHI 85’, 15’, 25’, 28’ 85’, 15’, 25’, 28’
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2.5 Conclusion
This chapter proposes a very simple carrier based modulation technique for power
sharing between the isolated DC sources, in a dual two-level inverter. The indi-
vidual level shifted carriers compared to the modulating waves corresponds to the
switching in each inverter. The modulating waves will be equally displaced in
each carrier when they are placed at the center of carrier band, providing an equal
sharing between the inverters. In linear modulation range, an offset can be applied
to shift the modulating waves within the carrier region. This will cause a change
in switching in each inverter based on the position of the modulating wave. The
value of applied offset depends on the instantaneous modulation index M . When
M < 0.5, the modulating waves can be placed in any one carrier and the inverter
corresponding to the respective carrier can be made to deliver the entire power to
the load. This will cause other inverter to be naturally clamped to its zero vec-
tors, which could be an attractive solution for fault tolerant application without
the use of any external circuit. When M > 0.5, the carrier which has the larger por-
tion modulating waves will provide more switching in the corresponding inverter,
causing more power flow to the load than the other inverter. The applied offset will
not affect the normal operation of the drive as the nearest three switching vectors
are always applied as seen from the switching sequences. The proposed modu-
lation technique is a viable alternative for power sharing without a space vector
approach and with reduced digital implementation complexities. The next chap-




Simulation and experimental results
of power sharing modulation
3.1 Introduction
A conventional CBM technique can be modified with offset mechanism to provide
power sharing in dual two-level inverter drive as discussed in Chapter 2. The
proposed power sharing method can be feasibly implemented, without digital and
circuit complexities in the dual inverter fed EV drive.
In this chapter a detailed simulation and experimental validation are provided
for the proposed power sharing modulation technique. Block diagram represen-
tations illustrate the implementation of the proposed PWM techniques in dual in-
verter drive for EV. From the results, it is evident that the proposed technique can
effectively regulate the power drawn between the two two-level inverters while
maintaining the multilevel operation of the drive. The modulation technique can
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balance the instantaneous state of charge (SOC) of independent battery packs and
dynamically control the power flow from the two inverters. This will enhance re-
liability, robustness, and improve the battery life in an EV system. An open-end
induction motor of 5.6 kW is used as the three phase load for dual inverter drive.
The control algorithm is implemented on Texas Instruments DSP controller. For
analyzing the performance of the proposed power sharing technique for differ-
ent driving schedules, a hardware-in-loop (HIL) system was also developed using
OPAL-RT simulator.





































Figure 3.1: Block diagram for the proposed power sharing scheme in a dual
two-level inverter drive.
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The block diagram in Fig. 3.1 shows the implementation of power regulation
in a dual two-level inverter drive. The value of Vk is calculated by a simple PI
controller, input to which is taken as the difference of two battery SOCs. For exper-
imental validation, SOCs are taken as the difference of two DC-link voltages. Since
the SOCs of the batteries change at a slower rate, a controller with higher time con-
stant will be sufficient to apply a slowly varying offset to the modulating waves.
For any SOC error, controller will provide an offset value, which will unequally
split the fundamental produced by two inverters. The limit of the PI controller is
fixed by equation (2.15) in Chapter 2. The fundamental frequency of the system is
60 Hz and the carrier frequency is fixed at 3 kHz. The voltage level at DC-links of
dual two-level inverter, for both simulation and hardware implementation is kept
at 135 V.
3.3 Simulation results
The proposed modulation scheme is simulated in PLECS and MATLAB/simulink
on an open-end induction motor using V/f control and the steady state results for
different frequencies are obtained. The simulation results are shown in Fig. 3.2 for
different frequencies. Fig. 3.2(a) to 3.2(c) shows the operation of dual two-level
inverter at 24 Hz for different SOCs in battery pack. At lower frequency, when
M < 0.5, the waveforms corresponds to a two-level inverter operation. For same
SOC i.e. SOC1 = SOC2, there will be no offset. However, for unequal conditions,
when SOC1 > SOC2 or vice versa, the required positive or negative offset value
is applied by the controller to shift the modulating wave either in upper or lower




















(d) SOC1 = SOC2





(f) SOC1 < SOC2
Figure 3.2: Simulation results of proposed sharing technique.
(a), (b) and (c) operation at 24 Hz (X-axis; 20 ms/div).
(d), (e) and (f) operation at 48 Hz (X-axis; 10 ms/div).
(a), (b), (c), (d), (e) and (f): (1) phase voltage (100 V/div), (2) pole voltage
(VA1O1 ) (100 V/div), (3) pole voltage (VA2O2 ) (100 V/div), (4) phase current
(1 A/div).
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carrier region. From the waveforms of 24 Hz operation, it can be observed that
the phase voltage and phase current are not changed and any one inverter can
feed the load motor. Similarly, Fig. 3.2(d) to 3.2(f) shows the operation of the
system at 48 Hz frequency. It can be seen that in equal and unequal condition of
SOC1 and SOC2, the modulation scheme can produce a proper multilevel voltage
waveform, keeping the phase current unchanged in each offset condition. This
explicitly shows that the implementation of Vk has not modified the operation of
dual two-level inverter.
The normalized harmonic spectrum (Fast Fourier Transform (FFT)) of the phase
voltage is shown in Fig. 3.3 for the frequencies studied in simulation. The harmonic
spectrum has been calculated to the maximum frequency of 3 kHz. Fig. 3.3(a) to
3.3(c) and Fig. 3.3(d) to 3.3(f) shows the voltage harmonic spectrum for 24 Hz and
48 Hz respectively. It can be seen that there is not much variation in harmonic spec-
trum for the different offset applied and all the harmonic components are around
the switching frequency of the dual inverter. The percentage of weighted total
harmonic distortion (WTHD) for different frequencies is summarized in Table 3.1.
The WTHD for either of the offsets is the same. Moreover, the WTHD difference
Table 3.1: Weighted THD of phase voltage
WTHD (%)
Frequency (Hz) No Offset Positive Offset Negative Offset
12 0.18 0.29 0.29
24 0.19 0.23 0.23
36 0.15 0.19 0.19
48 0.1 0.25 0.25
54 0.13 0.20 0.20
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Figure 3.3: FFT of phase voltage with and without offset Vk. (a), (b) and (c)
FFT spectrum at 24 Hz. (d), (e) and (f) FFT spectrum at 48 Hz.
between with and without offset case is negligible. Hence there will be no adverse
effect in the system performance if the offsets are applied.
The effectiveness of the PWM due to the offsets can be evaluated from the
switching losses in the dual two-level inverter. The Fig. 3.4 shows the switching
loss for various fundamental frequencies in different offsets. The characteristics of
IGBT switch (SKM50GB12T4) is modeled in PLECS and the average switching loss
is computed for with and without offset conditions. It is evident from the graph
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Figure 3.4: Switching loss comparison, with and without offset.
that overall switching loss will be lower when the offsets are applied, as the switch-
ing has been reduced in one of the inverter. At rated speed, the losses will become
equal, as the offsets cannot be applied.
3.4 Experimental results
In hardware experiment, the dual inverter system is build using conventional two-
level inverter stacks, connected to a 5.6 kW open-end induction motor. The pro-
posed modulation technique is digitally implemented on TMS320F28069M, DSP
controller kit with 90 MHz clock frequency. The motor is driven at no load and the
waveforms are taken at different steady state and dynamic conditions. The power
flow in the system is validated through the average DC currents, Idc1 and Idc2 and
the pole voltages VA1O1 and VA2O2 of Inverter-1 and Inverter-2 respectively. Fig.
3.5(a) to 3.5(c) shows the performance of the drive at 18 Hz. Fig. 3.5(d) to 3.5(f)
shows the performance of the drive at 24 Hz. When the SOCs are same, equal










































(f) SOC1 < SOC2 at 24 Hz
Figure 3.5: Experimental results of proposed sharing technique at lower M .
(a), (b) and (c) operation at 18 Hz (X-axis; 10 ms/div).
(d), (e) and (f) operation at 24 Hz (X-axis; 10 ms/div).
(a), (b), (c), (d), (e) and (f): (1) phase voltage (200 V/div), (2) pole voltage
(VA1O1 ) (200 V/div), (3) pole voltage (VA2O2 ) (200 V/div), (4) DC current
(Idc1) (1 A/div), (5) DC current (Idc2) (1 A/div), (6) phase current (5 A/div).
DC current will be drawn from the isolated sources. Hence the power to the load
will be shared by both the inverters evenly. For SOC1 > SOC2, a positive Vk is ap-
plied by the controller and the pole voltage will be generated by Inverter-1 alone as










































(f) SOC1 < SOC2 at 48 Hz
Figure 3.6: Experimental results of proposed sharing technique at higher M .
(a), (b) and (c) operation at 36 Hz (X-axis; 10 ms/div).
(d), (e) and (f) operation at 48 Hz (X-axis; 5 ms/div).
(a), (b), (c), (d), (e) and (f): (1) phase voltage (200 V/div), (2) pole voltage
(VA1O1 ) (200 V/div), (3) pole voltage (VA2O2 ) (200 V/div), (4) DC current
(Idc1) (1 A/div), (5) DC current (Idc2) (1 A/div), (6) phase current (5 A/div).
shown in Fig. 3.5(b) and Fig. 3.5(e). In the figures, Idc2 and VA2O2 are zero, therefore
no power is drawn from Inverter-2 rather from Inverter-1 and the dual two-level
inverter works as conventional three-phase inverter. The reverse will happen when
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SOC1 < SOC2 as shown in Fig. 3.5(c) and Fig. 3.5(f). It can be noted that there is
no dissimilarity in phase voltage and the phase current in all cases.
Fig. 3.6 shows the performance of the drive for multilevel operation. Fig. 3.6(a)
to 3.6(c) shows the operation for 36 Hz and Fig. 3.6(d) to 3.6(f) shows the operation
for 48 Hz. Again, for equal SOC, the motor load is equally fed from both inverters.
For SOC1 > SOC2, more Idc1 will be drawn than Idc2, and Inverter-1 pole voltage
switching will be comparatively more than the other, causing Inverter-1 to feed
more power to the motor load. The opposite will happen when SOC1 < SOC2 as
shown in 3.6(c) 3.6(f). It may be noted that the multilevel operation remains the
same, without altering the phase current.
Fig. 3.7(a) to 3.7(c) shows the acceleration profile of the motor, with speed range
from 10 to 60 Hz, keeping equal and unequal SOCs. It may be noted that, in equal
SOCs, both inverters will take equal amount of DC current from the sources dur-
ing the acceleration. However for SOC1 > SOC2 and SOC1 < SOC2, one of the
inverter draws more current at lower speeds. The current is gradually taken from
the other inverter as the speed increases, hence facilitating the smooth acceleration
of the drive.





















(c) SOC1 < SOC2
Figure 3.7: Acceleration results from 10 Hz to 60 Hz.
(a), (b) and (c) operation at full acceleration (X-axis; 1 s/div).
(1) phase voltage (200 V/div), (2) pole voltage (VA1O1 ) (200 V/div), (3) pole
voltage (VA2O2 ) (200 V/div), (4) DC current (Idc1) (2 A/div), (5) DC current
(Idc2) (2 A/div), (6) phase current (5 A/div).
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3.5 Hardware-in-loop implementation
The suitability of the proposed power sharing scheme in standard drive cycles is
examined using HIL with OP4510 real-time simulator as shown in Fig. 3.8. The
dual two-level inverter, two battery packs and a medium sized electric vehicle are
modeled in RT-LAB and the embedded system is implemented in DSP kit. A con-
ventional field oriented controller is implemented to change the speed of the mo-
tor for the driving schedule. The parameters of motor and medium-sized vehicle is
shown in Appendix B. The experiments are performed with and without the power
sharing logic in different driving profiles like FTP-72 (UDDS-505 sec), ECE-15 cycle
(UDC-195 Sec), 10-3 Mode cycle Japan (405 Sec) [124]. The results are obtained by






































Figure 3.8: Block diagram for the proposed power sharing scheme using
HIL.
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Fig. 3.9 to Fig. 3.11 shows the results for unequal SOCs and Fig. 3.12 to Fig. 3.14
shows results for unequal battery capacity (Ampere hour or Ah rating) for various
driving profiles. In figures SOC and coulomb count of battery pack1 (SOC1, CC1) is
represented by ′×′ and that of battery pack2 by ′◦′. In Fig. 3.9 to Fig. 3.11, it can be
observed that, without power sharing logic, when the battery packs have different
SOCs (SOC1 > SOC2), both packs are getting discharged simultaneously in each












(b) Unequal SOC with power sharing for FTP-72.
Figure 3.9: FTP-72 driving cycle results for unequal SOC. (a) and (b) (X-axis
50 s/div):(1) vehicle speed (40 km/h/div), (2) SOC1 (2%/div), (3) SOC2












(b) Unequal SOC with power sharing for ECE-15.
Figure 3.10: ECE-15 driving cycle results for unequal SOC. (a) and (b)
(X-axis 20 s/div): (1) vehicle speed (20 kmh/div), (2) SOC1 (1%/div), (3)
SOC2 (1%/div), (4) CC1 (1000 C/div), (5) CC2 (1000 C/div).













(b) Unequal SOC with power sharing for 10-3 Mode
Japan.
Figure 3.11: 10-3 Mode Japan driving cycle results for unequal SOC. (a) and
(b) (X-axis 50 s/div): (1) vehicle speed (20 kmh/div), (2) SOC1 (2%/div),
(3) SOC2 (2%/div), (4) CC1 (2000 C/div), (5) CC2 (2000 C/div).
evident from the coulomb count graph. This may cause battery pack2 to discharge
at faster rate than the pack1. When the sharing logic is applied, SOC2 is almost
constant for initial part of the cycle, while SOC1 is getting reduced. This shows
that more power has been fed from the battery pack1 due to higher SOC in it. Due
to this the coulomb count, CC1 will be more than the CC1 in all cycles. Later, the












(b) Unequal capacity with power sharing for FTP-72.
Figure 3.12: FTP-72 driving cycle results for unequal capacity. (a) and (b)
(X-axis 50 s/div):(1) vehicle speed (40 km/h/div), (2) SOC1 (2%/div), (3)
SOC2 (2%/div), (4) CC1 (2000 C/div), (5) CC2 (2000 C/div).












(b) Unequal capacity with power sharing for ECE-15.
Figure 3.13: ECE-15 driving cycle results for unequal capacity. (a) and (b)
(X-axis 20 s/div): (1) vehicle speed (20 kmh/div), (2) SOC1 (1%/div), (3)













(b) Unequal capacity with power sharing for 10-3 Mode
Japan.
Figure 3.14: 10-3 Mode Japan driving cycle results for unequal capacity. (a)
and (b) (X-axis 50 s/div): (1) vehicle speed (20 kmh/div), (2) SOC1
(2%/div), (3) SOC2 (2%/div), (4) CC1 (2000 C/div), (5) CC2 (2000 C/div).
In Fig. 3.12 to Fig. 3.14, the same system is analyzed with the battery packs
having sightly different Ah capacities. It can be seen that, without sharing logic,
amount of power fed from both packs is same and the SOCs are not equal. How-
ever, when the sharing technique is applied, the SOCs are balanced for complete
cycle in each driving profile and CC1 is higher than the other. This demonstrates
that the source with higher capacity is providing more power to the load motor.
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3.6 Conclusion
In this chapter the proposed power sharing PWM technique for a dual two-level
inverter is extensively validated by simulating in PLECS and MATLAB. The steady
state performances of the proposed technique are experimentally verified in hard-
ware, using V/f drive. A simple PI controller with higher time constant is used
to obtain the offset value. The difference in SOCs is used as the input to the con-
troller and the limit is fixed by the modulation index M . From the results it can be
observed that applied offset provides power regulation without affecting the nor-
mal operation of the drive both in lower and higher modulation indexes. When
M < 0.5, any one inverter in dual inverter can be made to deliver the entire power
to the load motor. This would be beneficial for a fault tolerant operation in EV
drive. When M > 0.5, more can be fed from the inverter in which the DC source
has higher SOC or power capacity. The effectiveness of the proposed modulation
technique for vehicular application is envisaged through driving schedule test us-
ing FOC drive. The results shows that the modulation technique is capable of dy-
namic SOC balancing when the charge and capacities are different at the isolated
DC sources. This would be beneficial for mass transit application where one DC
source can be fed from higher capacity energy storage element.
The next chapter discuss the analysis of current ripple in motor when the power
sharing is different in the dual two-level inverter fed from isolated DC sources.
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Chapter 4
Current ripple analysis for different
power sharing ratio in dual inverter
4.1 Introduction
A dual two-level inverter feeding an open-ended motor, is a feasible solution for
traction application. The topology supplied from isolated DC sources has power
sharing and independent modulation capability as discussed in the previous chap-
ter. This sharing capability could be suitably used in vehicular application for a
reliable and fault tolerant operation. Different PWM techniques are suggested in
literature to control the power flow from each inverter and provide an effective
multilevel operation [115].
The PWM techniques play a vital role in the overall performance of the inverter
drive. Therefore evaluation of these techniques will be crucial to study the quality
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of output waveforms produced by the inverter [125]. In VSI, voltage is the pa-
rameter which is being controlled, and non-sinusoidal output voltage will result
in current distortions. Due to associated losses, output power etc, it is important
to analyze the current which is detrimental for drive performance [36], [74]. A fre-
quency domain method can be used to determine the harmonic distortions in the
motor phase current waveform. However, calculating individual frequency com-
ponent could be complex [126]. Alternatively, a time domain method can be used,
in which the waveform quality can be conveniently scrutinized by predicting the
ripple content in motor current [125], [127]. Moreover, the knowledge of ripple
content can be used to estimate the torque ripple due to switching as well as the
peak current. The latter is used for designing the protection circuitries in the drive
systems [128], [129]. Several methods have been suggested in the publications to
estimate and reduce the effect of output current ripple for conventional three phase
inverters [130]–[132], which were extended for multiphase [133], [134] and multi-
level inverters [135]–[138].
Due to structural similarity with the conventional three phase inverter, the cur-
rent ripple in dual two-level inverter topology has also been extensively investi-
gated. A theoretical approach has been reported in [139], to determine the root
mean squared current ripple for different PWM variants. It was suggested that the
ripple in dual two-level inverter can be reduced with discontinuous PWM tech-
nique. A concept of pivot voltage vector and its switching duty cycle can be used
to estimate the instantaneous current ripple in three-level inverter, as presented in
[140]. A similar method has been used for dual two-level inverter to evaluate its
peak current ripple for centered PWM techniques [141]. In the above literatures,
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the authors emphasized on the ripple analysis for equal power sharing ratio, i.e.
when both inverters share the load power equally. However, the effect of the mod-
ulation schemes on the current ripple with varying power sharing ratio has not
been presented yet.
This chapter presents an analytical study on output current ripple for power
regulation based on CBM techniques. The ripple analysis is based on the error
voltage vector, which is applied by different PWM techniques for varied power
sharing ratios. The analysis is performed for continuous and discontinuous switch-
ing schemes in a linear modulation range. The current ripple trajectory and peak
to peak ripple current are plotted in a complex plane. A detailed derivation of es-
timating peak to peak current ripple in dual two-level inverter is also provided.
It has been shown that the current ripple changes when the power sharing ratio
is changed. The results, to validate the analysis has been obtained using MAT-
LAB/Simulink and real time simulator. Based on the discussion, an optimal PWM
technique under different sharing condition has been identified.
4.2 PWM techniques for power sharing in dual two-
level inverter
The dual two-level inverter fed from isolated DC sources, has higher switching
redundancies as shown in Fig. 4.1. Different switching combinations can be used to
provide efficient operation in dual two-level inverter drive. The power sharing in













































































Figure 4.1: Space vector diagram with combined switching vectors of two
two-level inverters.
this topology can be realized by two methods; offset power sharing and decoupled
power sharing. These two methods are studied in detail in the sections below.
4.2.1 Offset power sharing
The offset power sharing is a modification of the conventional PWM generation
in dual two-level inverter as discussed in Chapter 2. The block representation of
this technique is shown in Fig. 4.2. The three-phase components of the reference
vector are converted to the modulating waves, which are compared to two level-
shifted carrier waves. This method inherently provides a per cycle average power
sharing, as the modulating waves are displaced equally in each carrier region as
















Figure 4.2: Block representation of offset power sharing.
shown in 4.3(a). If the modulation index is less than 1, the power regulation can
be achieved by shifting the active vectors from center to either of the carriers by





; 0 ≤M ≤ 1 (4.1)
When the value of kc is 0, no offset will applied and the modulating waves will be
at the center of the carrier region, providing an equal power sharing between both
inverters. For a positive value of kc, the offset will shift the modulating wave to the
upper carrier zone as show in Fig. 4.3(b) and more power will be fed by Inverter-
1 to the load. The opposite will happen when the value of kc is negative. For
better understanding, sinusoidal modulating waves are compared with carriers at
mA mB mC
mA mB mC
 (a)  (b)
Figure 4.3: Modulating waves at M = 0.8 compared with carriers for
different kc. (a) For kc = 0 and (b) For kc = +ve
Chapter 4. Current ripple analysis for different power sharing ratio in dual inverter 74
reduced frequency.
4.2.2 Decoupled power sharing
The decoupled power sharing is realized by splitting the reference vector in to two
phase opposed vectors [121], [142] as shown in Fig. 4.4. The reference vector can
be split by a factor kd, which denotes the power sharing ratio in the dual two-level
inverter. For operation in the linear range, the limit of kd can be expressed in the




; 0 ≤M ≤ 1 (4.2)
and the decoupled reference vectors Vref1 and Vref2 for the two inverters can be
written as:
Vref1 = kdVref
Vref2 = (kd − 1)Vref
(4.3)
where Vref is the reference vector of the dual two-level inverter. As shown in




















Figure 4.4: Block representation of decoupled modulation.
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converted to three-phase components, are applied to the modulating signal genera-
tor. The output of modulating signal generator can be continuous or discontinuous
signals with instantaneous amplitude proportional to the multiplication factor kd.
The modulating signals are then compared to the carrier wave with same compari-
son logic to generate two sets of gate signals for the individual two-level inverters.
This is unlike the offset method, in which the comparison logic for the carrier wave
are opposite. Since the modulating signal generator are independent, this sharing
method can also be used to apply two different types of PWM to the individual
inverter, providing a hybrid modulation.
Fig. 4.5 illustrates the decoupled power sharing method. When the value of
kd is 0.5, the reference is divided into two equal parts as shown in Fig. 4.5(a),
resulting in equal load sharing in the dual two-level inverter [143]. For kd > 0.5,
the reference is divided unequally as shown in Fig. 4.5(b), resulting in Inverter-1





Figure 4.5: Modulating waves at M = 0.8 compared with carrier for
different kd.(a) For kd = 0.5 and (b) For kd > 0.5
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delivering more power to the load. The opposite will happen when kd < 0.5.
From both sharing methods discussed above, it may be noted that the sharing
factors kc and kd can be applied based on the desired power sharing requirement
between the two-level inverters. In case of battery powered vehicles, the difference
of instantaneous SOCs of the isolated battery packs decides the value of regulating
factors.
4.3 Switching sequences of different power sharing
techniques
In CBM technique, the instantaneous three phase references are converted to mod-
ulating waves by placing of effective time period (or common mode voltage) in
a switching cycle [27], [142]. In this study, the decoupled power sharing is ap-
plied, standard split clamp (300), continual clamp (600) and triplen harmonic in-
jected (THI) PWM schemes for each inverter [75], [144]. If offset power sharing
method is applied with clamping PWM schemes, it will result in maximum power
being drawn from one of the sources even at lower load power. Since control of
power sharing is desired in electric vehicular application, only THI scheme is con-















































































































































Figure 4.6: Switching pattern for different voltage vector position in first sectoral triangle OGI for different
PWM schemes. (a) Sub-triangles, (b) DSC, (c) DCC, (d) DTHI and (e) OTHI.
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Space vector approach is considered to study the switching sequence. For anal-
ysis, first sectoral triangle OGI from Fig. 4.1 is examined and the reference vector
at center of each sub-triangle (OAB, AHB, AGH , BHI) are considered as shown in
Fig. 4.6(a). Fig. 4.6(b) to 4.6(e) shows the corresponding gating sequence in the dual
two-level inverter when power sharing is done using decoupled split clamp (DSC),
decoupled continual clamp (DCC), decoupled THI (DTHI) and offset THI (OTHI)
PWM schemes. The total switching cycle time period is Ts and the gate signals
for Inverter-1 and Inverter-2 are represented by gA1, gB1, gC1 and gA2, gB2, gC2 recep-
tively. These set of waveforms are for unequal power sharing in which Inverter-1
is delivering maximum possible share of the load power. Similar waveforms can
be drawn for other power sharing condition.
In the inner sub-triangle OAB, the modulation index is small. It can be seen
from the first column of Fig. 4.6(b) to 4.6(e) that in all schemes, the active vectors
are generated by Inverter-1 alone, keeping the Inverter-2 clamped to its zero vector
state. In DTHI scheme, Inverter-2 is switched from one zero vector state to other.
This shows that the entire power has been shifted to Inverter-1. When the vector is
in the middle sub-triangle AHB and outer sub-triangles AGH and BHI , the over-
all switching in the dual two-level inverter has increased for the decoupled power
sharing schemes. In OTHI scheme, for the applied value of kc, it can be observed
that, total switching in the dual two-level inverter is minimum compared to other
methods. It is also worth noting that, nearest three vectors are always applied in
OTHI. This is not the case in decoupled power sharing and the switching vectors
used do not form an equilateral triangle. The effect of these switching sequences
on the motor phase current is discussed in the next section.
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4.4 Ripple analysis of PWM techniques
It is feasible to compare different PWM techniques based on the overall quality
of motor current waveform rather than the individual harmonic components pro-
duced by them [125], [126]. In VSI each switching state corresponds to a voltage
vector. There will be always a difference between the required vector and applied
vector. This results in an error voltage between reference and the instantaneous
output voltage, which causes the output ripple current[138]. In other words it can
be stated that the current ripple depends on the switching sequence of active and
zero vectors applied by PWM techniques.
For current ripple analysis, the inductive load can be taken as a leakage induc-
tance circuit as shown in 4.7, and the cumulative sum of error voltage in a switching










Figure 4.7: Simplified inductive circuit
Chapter 4. Current ripple analysis for different power sharing ratio in dual inverter 80
4.5 Current ripple in dual two-level inverter
In general, the reference vector can be resolved into the orthogonal stationary com-






The two sets of three phase pole voltages due to the application of gate pulses




































On applying the superposition principal to the real and imaginary components
in the above equations, the applied orthogonal components of the dual two-level
inverter becomes:
V αapp = V
α
app1 − V αapp2






From (4.5) and (4.7) the equations for the error voltage can be written as in (8):
V αerr = V
α
app − V αref
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The error voltages can be resolved to the orthogonal revolving reference frame
components, V derr and V qerr, using standard Park’s transformation. On integrating








In the equations above Iderr and Iqerr corresponds to the flux and the torque ripple
in the motor respectively [126], which are independent of each other. The difference
of the maximum and minimum values of Iderr and Iqerr gives the expression of peak








4.6 Current Ripple Trajectory for dual two-level inverter
The error currents derived in (4.9) can be plotted in a two dimensional plane as
illustrated in Fig. 4.8 and Fig. 4.9. The current error trajectory for equal and un-
equal power sharing are represented. All the plots are normalized with respect to
the leakage inductance. It can be seen that the “double-triangular” shape of the
dq current ripple changes for the different PWM schemes. In Fig. 4.8(a) to 4.8(d)
the ripple trajectories for both sharing conditions corresponding to low values of
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M are shown. It can be seen that, DTHI scheme is having highest q-axis ripple
and lowest d-axis ripple projection when the sharing is equal. In the unequal case,
OTHI scheme is having the lowest ripple in both axes. Though the magnitude of
ripple for DTHI and OTHI schemes are different, the current error trajectory in
both schemes are similar for unequal sharing.
Fig. 4.9(a) to 4.9(d) shows the ripple trajectory of current error for higher value
of M . It can be noted that the d-axis ripple for DCC scheme is the lowest for equal
share ratio. However, the shape of the trajectory changed to multiple triangles for
unequal sharing. In DTHI and DSC, the ripple locus area for equal and unequal
sharing condition are higher and the ripple shape has changed to “rectangular”. In
OTHI scheme, the “double-triangular” shape is maintained in either of the sharing
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Figure 4.8: dq current error plots for equal and unequal sharing at M = 0.4
and θ = 250. (a) DSC, (b) DCC, (c) DTHI and (d) OTHI.
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Figure 4.9: dq current error plots for equal and unequal sharing at M = 0.8
and θ = 450. (a) DSC, (b) DCC, (c) DTHI and (d) OTHI.
From the above discussion it is clear that the current error trajectory not only
changes with the modulation index but also with the power sharing ratio. The
mathematical expression for ripple content can be easily derived for equal power
sharing. However, this will be complex for unequal power sharing. It will be easier
to calculate the ripple analytically using MATLAB or similar software. The peak
to peak ripple obtained from the MATLAB analysis and experimental results are
discussed in the next section. For the analysis, the carrier frequency of each PWM
scheme has been appropriately scaled to maintain the same effective switching fre-
quency.
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4.7 Peak to peak current ripple comparison
4.7.1 Polar plot representation
The polar plots of minimum peak to peak current ripple for different decoupled
power sharing schemes, are displayed in Fig. 4.10. Due to different limits of shar-
ing factor, the offset power sharing technique is not included in this comparison
and it will be considered later in this section. For better understanding, the mini-
mum ripple content in both d-axis and q-axis are plotted separately and the sharing
factor kd in decoupled power sharing schemes are changed from 0.5 to 1. The ra-
dius of the plot is fixed by M and kd as defined by (4.2). In the figures, color shades
represents the PWM schemes having least ripple, at that M and angle. If two or
more PWM schemes have the least ripple, they are also represented by different
color shades.
Fig. 4.10(a), shows the plot for equal sharing ratio (i.e. kd = 0.5) and radius of
the plot will be 1. In q-axis, for M > 0.5, DCC has the minimum ripple, whereas
DSC has least ripple for lower M . In d-axis, for M > 0.5, DCC is better at most of
the angles. The DTHI scheme has minimum ripple for a small portion at every 600
interval in the plot. When kd = 0.6 as shown in 4.10(b), the results are similar to the
previous case, except that the plot area is reduced due to the limit set by kd. The
d-axis ripple shown in Fig. 4.10(c) for kd = 0.8 is approximately the same for both
DSC and DCC schemes. However, in the q-axis plot, DSC is better for a larger por-
tion. When the power is completely shifted to one side (i.e. kd = 1), q-axis ripple for
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Figure 4.10: Polar plot representation of peak to peak ripple current for
decoupled power sharing with different sharing factor. (a) kd = 0.5, (b)
kd = 0.6, (c) kd = 0.8, (d) kd = 1.
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DTHI scheme is minimum, which can be predicted from the ripple trajectory in Fig
4.8(c). In d-axis, similar to kd = 0.8, DSC and DCC have minimum ripple. Though
the discontinuous switching pattern has minimum ripple content for equal power
sharing (kd = 0.5) as claimed in [142], it changes for unequal power sharing. In the
extreme case, when power is completely shifted to one of the inverters, DTHI has
the least ripple. In decoupled power sharing, on keeping same carrier frequency, a
effective power sharing can be implemented by changing the PWM schemes based
on minimum ripple content in a linear modulation range.





































































Figure 4.11: Peak to peak ripple current amplitude (a) DCC with kd = 0.5,
(b) OTHI with kc = 0.
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cases of half and full power from Inverter-1 is considered. It can be seen from Fig.
4.10 that, in q-axis, DCC and DTHI respectively has the least ripple for kd = 0.5 and
kd = 1. Hence these PWM schemes can be compared with similar power sharing
of OTHI as shown in Fig. 4.11 and 4.12. The peak to peak ripples are plotted
for the first sector of SV structure in αβ plane. The radii of the plots are fixed by
(4.1) and (4.2). It can be noted that for equal sharing in DCC and OTHI schemes,
the difference in the shape of the plot and the ripple amplitude is very small. For





































































Figure 4.12: Peak to peak ripple current amplitude (a) DTHI with kd = 1, (b)
OTHI with kc = +ve.
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4.12(a) and 4.12(b). This shows that the power sharing with offset power sharing
can be a suitable alternative to decoupled power sharing.
4.7.2 Current ripple envelope and multilevel voltage waveform
Fig. 4.13 and 4.14 shows the phase current and the ripple amplitude envelope of
different PWM schemes in unequal sharing. The figures are obtained by post pro-
cessing current data in MATLAB. Fig. 4.13(a) to 4.13(d) shows the peak to peak
ripple envelope for lower M . It can be seen that OTHI scheme is having the low-
est ripple compared to decouple sharing PWM schemes. Moreover, in decouple
sharing method DTHI scheme will have minimum ripple than the discontinuous













Figure 4.13: Phase current and peak-to-peak ripple amplitude envelopes at
M = 0.42 for unequal sharing. (1) phase current (2 A/div), (2) peak to peak
ripple (0.2 A/div). (a) DSC, (b) DCC, (c) DTHI and (d) OTHI.













Figure 4.14: Phase current and peak-to-peak ripple amplitude envelopes at
M = 0.833 for unequal sharing. (1) phase current (2 A/div), (2) peak to
peak ripple (0.2 A/div). (a) DSC, (b) DCC, (c) DTHI and (d) OTHI.
4.14(d) shows the peak to peak ripple envelope for higher M . It can be noticed that
discontinuous schemes has comparatively lower ripple than DTHI. However, the
ripple envelope of OTHI is significantly smaller than all decouple sharing PWM
schemes.
The motor phase voltage and no-load current waveform will be similar for both
sharing techniques in unequal power sharing at lower M . However for unequal
sharing at higher M , the multilevel voltage waveforms are very distinct for decou-
pled and offset power sharing as shown in Fig. 4.15. In decoupled power sharing
schemes the voltage waveform has deviated from its ideal multilevel shape. How-
ever, a proper multilevel voltage waveform has been maintained using OTHI as
shown in Fig. 4.15(d), even for unequal power sharing. It can also be observed that

















Figure 4.15: Experimental results at M = 0.833 (X-axis; 4 ms/div). (1) phase
voltage (100 V/div), (2) phase current (2 A/div). (a) DSC, (b) DCC, (c)
DTHI, and (d) OTHI.
the currents for discontinuous pattern (DSC and DCC) are similar and has consid-
erable glitches at the peak of the waveform due to the clamping in the respective
intervals. In DTHI, the voltage forms a multilevel waveform but there are large
transitions from minimum to maximum level of voltage. However, for the OTHI
scheme, the current and voltage are not affected by the offsets applied. Therefore
it can have improved performance in dual two-level inverter drive compared to
decoupled power sharing schemes.
4.8 Conclusion
In this chapter a time-domain analysis of output current ripple for different PWM
techniques in dual two-level inverter with varying power sharing ratios is pre-
sented. The current ripple evaluation is performed based on the error voltage
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vector and compared between decoupled and offset power sharing technique in
the dual two-level inverter. From the studies, it can be observed that the ripple
is not only dependent on the modulation index, but also on the sharing ratio. The
switching sequence for different schemes in the first sector of space vector has been
analyzed. The current error has been derived and trajectory of the current ripple
for different modulation index and sharing ratio are plotted in a complex plane.
Peak to peak current ripple amplitude for decoupled and offset sharing PWM tech-
niques have been shown in complex plane. In decoupled power sharing, the DCC
scheme can be more effective for equal sharing. When the full power is shifted to
one inverter, DTHI is preferred. There is an attractive scope for interchanging be-
tween the PWM schemes in decoupled power sharing to provide minimum current
ripple when the sharing ratio changes. Only continuous PWM scheme is suitable
for offset power sharing technique. It is worth noting that, in decoupled power
sharing, switching instances in a sub-cycle is more than that of the offset power
sharing irrespective of sharing ratio. Overall it can be stated that in decoupled
power sharing has more flexibility, while compromising the waveform quality. In





5.1 Overview of thesis
A dual two-level inverter feeding an open-ended motor is an attractive multilevel
topology for EV drives. The topology has several structural benefits when com-
pared to other classic three-level inverters. Dual two-level inverter supplied form
isolated DC sources can naturally eliminate the zero sequences current effect. In
EVs, isolated sources can conveniently be implemented by splitting the battery
pack into two equal sub-packs. With this configuration individual control of each
two-level inverter is possible, making dual inverter a modular topology. Being fed
from isolated DC sources, power flow will have to be managed from individual
DC-links for one of the following reasons:
• The isolated battery packs may have different charge during normal opera-
tion of the drive. If the same amount of power is drawn from both sources,
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the battery pack having a lower voltage level or SOC will discharge faster
than the other. Therefore power need to be regulated for maintaining balance
DC-link voltage and uniform discharge of individual packs, during dynamic
and steady state operation.
• The isolated DC sources can be different energy storage element. For exam-
ple, one DC-link voltage can be obtained from a battery pack and other can
be from a high capacity element like ultracapacitor. Therefore with power
regulation, ultracapacitor can be made to feed more power during start or
acceleration, whereas power from the battery pack can be fed while cruising.
• A half-bridge fault can occur in any of the three phase inverters in dual in-
verter. For reliable operation during such conditions, power can shifted to
the healthy inverter and the system can be operated as conventional three
phase drive at half rated power and speed.
This thesis emphasis on PWM techniques for effective power sharing in dual
two-level inverter.
A simple CBM technique for regulating power flow between isolated DC sources
was presented in the second and third chapter. The proposed technique is a mod-
ified form of conventional PWM generation in three-level inverters. The sharing
is implemented by a simple offset mechanism, in which the modulating waves
are moved in the upper or lower carrier band. The technique is mathematically
analyzed and different switching sequences are provided for applied offset. The
limit, magnitude and sign of the offset are decided by the modulation index M
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and the difference between the SOCs of the isolated DC source. Since SOC varies
at a slower rate, a PI controller with a higher time constant is used for an average
SOC balancing. The proposed sharing technique maintains a proper multilevel
output, without altering the steady state operation of the drive. It also provides an
effective SOC balancing and power flow control between the isolated DC sources
during dynamic operation. Since CBM technique is used, a complex computation
for sector identification and vector time calculation is not required.
The fourth chapter extends the analysis of motor current ripple for different
PWM techniques when the power sharing ratio is changed. The main focus of
this chapter is to provide a concept of generalized power sharing methods in the
dual two-level inverter and their effect on the current ripple when different power
sharing is applied. The analysis is performed for continuous and discontinuous
switching schemes in CBM techniques based on the error voltage vector. A mathe-
matical expression of peak to peak current ripple is also derived. Current error tra-
jectories are plotted for equal and unequal sharing in different switching schemes.
Polar plot representations for peak to peak current ripple are illustrated for vari-
ous sharing factor in linear modulation range. In different modulation index, the
current ripple envelopes are shown for various PMW schemes when the sharing
ratio is unequal. Experimental results showing effective phase voltages and phase
currents for different power sharing PWM techniques are given in this chapter.
The concepts were initially verified by conducting extensive simulation studies
in MATLAB/Simulink and PLECS. Experimental validation was done using pro-
totypes at low power as shown in Fig. 5.1. A 5.6 kW induction motor was used as
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Figure 5.1: Photograph of experimental setup.
Figure 5.2: Photograph of OPAL-RT setup.
a three phase load, which was modified as an open-ended motor. The speed of the
motor is controlled by a V/f controller for prototype experiments.
The dual two-level inverter system was build using two Semikron’s stacks which
are fed from two independent rectified DC-link voltages of 135 V from two sepa-
rate auto-transformers. TMS320F28069M DSP platform was used to execute the
control for the proposed drive schemes and the variables are represented in fixed
point representation. The switching frequency was fixed at 3 kHz for compari-
son with existing systems in the literature which are below 5 kHz. The topology
and proposed controller can be operated at higher switching frequencies. How-
ever, this may lead to higher switching losses and EMI. Moreover, the benefits of
multilevel operation of the topology allows the drive to operate at lower switching
frequencies with reduced harmonics and losses. For IGBT gate drivers the output
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of the DSP was boosted from 3.3 V to 15 V using CD4504 B buffer ICs. A cus-
tomized DAQ was used to measure the DC link voltage. For the driving profile
tests, a 75 kW induction motor parameter was used in which torque and speed
are controlled by the FOC controller. The motor and dual inverter were modeled
in simulink. The battery and vehicle model were used from MATLAB and PLECs
library blockset to implement on real-time simulator shown in 5.2. The controller
was implemented using simulink and C2000 processor blockset in MATLAB. While
the proposed concepts maybe easily extended to higher power levels by using suit-
ably rated devices, the control techniques presented shall still remain applicable.
5.1.1 Disadvantages of dual inverter topology and proposed mod-
ulation technique
• Power sharing ratio: In the proposed modulation technique, when the offset
voltage is applied to shift the modulating wave in either level-shifted carrier
region, the actual power sharing ratio in the dual two-level inverter cannot
be determined.
• Power and speed limitation: During fault tolerant operation, when the entire
power is shifted to one of the inverters, the total power and speed of the
drive system will be limited to half of the rated value. The other inverter will
be providing the star point connection by clamping to its DC bus without
delivering any power to the load. Moreover, the system will be operating as
a conventional two-level inverter drive.
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• Two isolated DC supplies: The topology fed from isolated DC sources will
eliminate the zero sequence current. However, for isolated sources, two charg-
ing units are required both for on-board and utility charging.
5.2 Claims of originality
• Identified a simple PWM technique for power sharing in the dual two-level
inverter fed from isolated DC sources. The control mechanism is feasible for
three-level open-ended motor drives in EV application. The proposed modu-
lation technique provides an effective power regulation without affecting the
steady state operation of the drive. The proposed modulation technique does
not have any digital implementation complexities.
• A fault tolerant implementation technique is presented for dual inverter which
can operate the drive at half the rated power and speed without any auxil-
iary circuit or control mechanism. The proposed technique can provide an
artificial neutral by clamping the faulty inverter to its DC bus. This can be
obtained by shifting the reference wave in the carrier region corresponding
to the healthy inverter. During this transition, the normal operation of the
drive will not be affected and the neutral connection is obtained by using
zero vector switching combination of faulty inverter.
• An instantaneous SOC balancing technique is proposed for isolated DC sources
in dual inverter. If DC sources are fed from battery packs, the modulation
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technique can provide SOC balancing which will be suitable for higher bat-
tery life. If DC sources are fed from different energy storing devices, the
modulation technique provide SOC balancing for unequal capacities, which
will provide assistance for mass acceleration in EVs.
• A current ripple analysis has been presented for dual inverter. It was found
that different PWM techniques has different ripple content, when the sharing
ratio in dual inverter changes. Based on the minimum peak to peak current
ripple and appropriate multilevel waveform, a suitable PWM can be used for
power sharing and multilevel operation in dual inverter drive.
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Chapter 6
Scope of future work
There are several possibilities to explore the concepts proposed in this thesis for
EV traction drives. The following topics can be investigated for further research
studies:
• Regenerative braking is an important aspect to be considered for electric vehi-
cles. During deceleration or breaking, the energy stored in the machines can
be fed back to the DC source. In induction motors, while braking the supply
frequency should be reduced and slip should be kept negative. This con-
cept is extensively discussed in many literatures for two-level inverter with
a single battery pack. In dual two-level topology the same concept can be
implemented using the proposed power sharing technique. A control mech-
anism based on the instantaneous SOC can be used with the same slow PI
controller, to feed the regenerated power to the battery pack having a higher
capacity or lower SOC. A SOC monitoring and control can also be studied
for a balanced regeneration when the battery packs are maintained at equal
SOCs.
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• The dual inverter topology can be implemented with different combinations
of isolated energy storage systems. The combination can be battery pack and
ultracapacitors or battery pack and fuel cell etc to form hybrid storage. The
storage system with higher power density can be used to provide power as-
sistance during mass acceleration, hill climbing etc. The source obtained from
ultracapacitor can also be utilized for the initial reactive power compensation
in the motor drive. With suitable control, an experiment can be performed
with proposed power sharing technique to feed more power from higher ca-
pacity storage system while starting and heavy acceleration, then gradually
shifting the power to the battery pack while cruising. An interleaved DC/DC
converter can be designed to maintain voltage level symmetry in hybrid en-
ergy storage system.
• In decouple power sharing techniques, each inverter can be individually con-
trolled. In the thesis, it has been discussed that different PWMs have different
current ripple for varied sharing ratio. There is an attractive scope for inter-
changing between the PWM schemes by modifying the applied effective time
period in a switching cycle. The effective time can be applied such that motor
phases have minimum current ripple when the sharing ratio changes during
linear operation. Moreover, individual inverters can be modulated by differ-
ent PWM schemes, making a hybrid switching for minimum torque and flux
ripple.
• In the offset power sharing technique, actual sharing ratio between the iso-
lated sources cannot be determined. In order to extract more power from
source having higher SOC, a control algorithm can be implemented to clamp
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the instantaneous peaks of continuous modulating signals when the offset
is applied. This will linearize the operation of the drive in over-modulation
region.
• Different fault tolerant strategies can be investigated based on motor winding
faults, inverter device faults etc., for conveniently shifting the power to one
of the two-level inverters and operating as conventional three phase drive.
The control should be capable of limiting the power and speed to half of the
rated value, to avoid six-step operation of three phase inverter drive.
• Wide band gap devices like GaN, can be used to reduce the switching losses
in dual inverter drive. The system can be analyzed with GaN devices when
operated at a higher switching frequency to observe the reduction of total
losses and efficiency improvement when the power sharing logic is applied.
• For a vehicular application, charging individual battery packs may not be
cost effective. The secondary battery needs to be charged through the motor
(standstill) using a single charging circuit. This can be implemented by the
orthogonal components of the motor phase current. At standstill, there will
be no motor torque, hence the q-axis current component can be made zero.
The d-axis current corresponding to flux can be used to provide the charging
current to the secondary battery using a simple PI controller. The controller
should be capable of limiting the excess flow of d-axis current, as it may sat-
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B.1 Induction motor parameters
The parameters of induction motor used for various simulation and experimental
studies are given below.
Motor1 : For prototype tests
5.6 kW, open-end winding, squirrel cage induction motor, 460/230 V, 60 Hz, 3450
rpm, 2 poles, Rs = 1.39 Ω, Rr = 1.44 Ω, Ls = 0.22 H, Lr = 0.22 H, M = 0.21 H.
Motor2 : For drive cycle tests
75 kW, open-end winding, squirrel cage induction motor, 460/230 V, 60 Hz, 1748
rpm, 4 poles, Rs = 42.32 Ω, Rr = 42.32 Ω, Ls = 0.152 H, Lr = 0.152 H, M = 0.148 H.
The approximate parameters of the induction motor can also be estimated by
using the empirical formals as giving the script below [104]:
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Script for parameter estimation
1 %% Induct ion Motor Information %%
2 V_l l %nominal l i n e volatge
3 f %rated frequency
4 I %nominal current A
5 Io %no load current A
6 N %nominal speed in rpm
7 P %no . of poles
8 %% Empirical Equations %%
9 wm = N∗ ( pi /30) ; %nominal speed in rad/sec
10 zp = P/2; % no . of pole p a i r s
11 Ls = V_l l /( Io ∗wm∗ s q r t ( 3 ) ) ; %s t a t o r inductance
12 sigmaLs = V_l l / ( 5 . 5∗ I ∗wm∗ s q r t ( 3 ) ) ; %leakage inductance
13 M = Ls−sigmaLs ; %mutual r e s i t a n c e
14 Rs = ( 0 . 0 2∗ V_l l ) /( I−2) ; %s t a t o r r e s i t a n c e
15 Rr = (2∗ pi ∗ ( f −((zp∗N) /60) ) ∗Ls∗ Io ) /( s q r t ( ( I ^2)−( Io ^2) ) ) ;
16 %r o t o r r e s i t a n c e
B.1.1 Induction motor modeling
In voltage controlled AC drives the three phase variables in the abc coordinate sys-
tem are transformed into an equivalent two-phase coordinate system that has an
Appendix B. Modeling 106
arbitrary speed in a given reference frame. The significant coupling that exists be-
tween the stator and rotor variables of a three-phase AC machine can be made to
disappear by modeling the machine in term of dq variables. This enables a decou-
pled control of AC motor similar to a separately excited DC drive. For an induction





























(ωs − ωr)M M
d
dt











The subscript s and r denotes the stator and rotor variables respectively. L and M
are self and mutual inductance receptively. ω is the angular frequency and R is the
resistance of stater and rotor winding.






M(isqird − isdirq) (B.2)
where p is the pole pair and 2/3 is the factor for transformation. The electromag-








(isqλrd − isdλrq) (B.3)
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B.2 Variable transformation matrix






























The vehicle parameter used for real time simulation is shown in Table B.1.
B.3.1 Vehicle modeling




= Ft − Fd − Fg − Fr (B.6)
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Table B.1: Vehicle parameters.
Parameter Value
Vehicle Mass (m) 1225kg
Front cross sectional area (A) 3 m2
Wheel radius (rw) 0.276 m
Height of vehicle center of gravity (Hg) 0.54 m
Acceleration due to Gravity (g) 9.81 m/s2
Coefficient of Rolling Resistance (fr) 0.01
Coefficient of Drag (Cd) 0.5
Gear ratio (gr) 1.6
Gradient of road (α) 10o
Air density ad 1.2 kg/m3
where m is the mass of the entire vehicle, v is the actual vehicle speed, Ft is the
traction motor driving force, Fd is the aerodynamic friction losses, Fg is the uphill
driving losses and Fr is the rolling friction losses. The driving force is the input
from traction motor to the wheel written as below:
Ft = rwTw (B.7)
where rw is radius of the wheel and Tw is torque input to the wheel. The aerody-
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where ρ is the density of the air, vr is speed of the vehicle relative to the air, A is
the cross-section area of the vehicle front, and Cd is drag coefficient. The uphill or
inclined driving losses depends on mass of the vehicle, gravity and gradient of the
road as written below:
Fg = mgsinα (B.9)
Rolling friction losses can be expressed as:
Fr = frmgcosα (B.10)
where fr is the friction coefficient.
The vehicle speed in m/s can be expressed as below:
v =
∫
Ft − Fd − Fg − Fr
m
(B.11)







B.4 Three phase inverter modeling
Two-level inverter discussed in 1.2 can be realized in equation form by defining
the logic switching. Let m1,m2, ..,m6 be the switching variable which can take two
value 0 when all the switching devices (S1, S2, .., S6) are open and value 1 when the
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(m5 −m6 + 1)
(B.13)
The expression for current continuity from each half bridge of inverter is shown
below:
m1 +m2 = 1
m3 +m4 = 1
m5 +m6 = 1
(B.14)





Since the algebraic sum of three-phase current is 0, the dc-link current can be ex-
pressed as in (B.17)
iA + iB + iC = 0 (B.16)
Idc = iAm1 + iBm3 + iCm5 (B.17)
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The product of this Idc and Vdc gives the input power. The three-phase line to line
voltages and line to neutral (phase) voltages can be given by:
VAN = VAO − VNO
VBN = VBO − VNO
VCN = VCO − VNO
(B.18)
where VNO is the voltage between neutral of the motor and dc-link ground. It is
also know as common mode voltage which is expressed as below:
VNO =
VAO + VBO + VCO
3
(B.19)




























From the equation above it can be observed that, the common mode voltage may
be present in the pole voltage, but has no effect on the motor current. It is phase
voltage components which is actually producing the motor phase current. The
expressions in (B.20) can be used for defining the switching functions of two-level
inverter in any reference frame.


































Figure B.1: RC-chain-based Li-ion model
B.5 Li-ion battery modeling
Li-ion batteries are often modeled as ideal constant voltage source circuits. How-
ever, as the battery is charged and discharged, the current and voltage (I-V) of the
battery changes. These effects are not reflected in the models with a constant volt-
age source. To optimize the overall system performance, the I-V characteristics
of the battery are considered. Further, the model can be used to analyze differ-
ent charging and state-of-charge (SOC) estimation algorithms [145]. In the thesis
RC circuit-based Li-ion cell model is considered as shown in Fig. B.1 .This Li-
ion model consists of a SOC-dependent electrical circuit using RC-chains to enable
battery transient behavior modeling during load current step changes. The imple-
mentation using multiple RC-chains provides better accuracy. However, this may





C.1 Two-level PWM generation
In a single two-level inverter space vector, the active vectors are separated by 60o
and divide the polygon into six equal sectors. The tips of the active vectors when































Figure C.1: Switching sequence for sector-I in continuous modulation

































Figure C.2: Switching sequence for sector-I in discontinuous modulation
a hexagonal sector, can be generated using the available vectors of the sector. In the
first sector the switching sequences for continuous modulation and discontinuous
(60o clamp) can be illustrated as in Fig. C.1 and C.2. The Ts is the total switching
time. T1 and T2 are the active vector dwell time and Tz is the zero vector dwell time.
The equation for generating the modulating waves in carrier based continuous




vx;x = a, b, c
Tmax = max(Ta, Tb, Tc)
Tmin = min(Ta, Tb, Tc)
Teff = Tmax − Tmin





Txs = Tx + Toffset;x = a, b, c
(C.1)
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In the above expressions the Txs gives the modulating signals which are then
compared to the high frequency carrier wave. In discontinuous modulation, the
modulating waves can be obtained by modifying the equation in C.1 as expressed
below:
THclamp = Ts − Tmax
TLclamp = −Tmin
Tcomp = Tmax > Tmin
Toffset = (THclamp − TLclamp).Tcomp
Txs = Tx + Toffset;x = a, b, c
(C.2)
C.2 Three-level PWM generation with single carrier
The carrier based modulation technique used for the two-level inverter can be ex-
tended to generate the gating signals for the three-level inverter. The main problem
in digital implementation is to handle the multiple level shifted carriers as shown
in Fig. C.3. One technique to solve this problem is by splitting the modulating
wave and translating to one carrier. It can be seen from Fig. C.3 that the upper
+0.5
-0.5
Figure C.3: Modulating and carrier wave for three-level PWM generation
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(a) (b)
Figure C.4: Splitting of modulating wave equally in lower and higher M .
and lower half of the modulating wave is compared to a particular portion in both
carriers, and other portions in the respective carrier remain unused. Therefore the
modulating wave can be split into two independent parts and compared to a single
carrier as shown in Fig. C.4. In the figure the black wave generates PWM signal
for A1 phase leg in Inverter-1 and green wave generates PWM signal for A2 phase
leg in Inverter-2. The zero crossing of each independent wave will be clamped to
either side of the carrier and comparison logic for both waves will be opposite. For
better understanding, A1A2 phase modulating wave is compared with carriers at a
reduced frequency.
Fig. C.5(a) to C.5(d) shows the simulation and digital implementation of modu-
lating wave when Inverter-1 is feeding more power in lower and higher M respec-
tively. It can be observed that for lower M , the modulating wave comparison is
similar to conventional method, keeping the other wave clamped to provide zero
vectors. When the modulation index is higher, black wave is compared to full por-
tion of the carrier, whereas the green wave is compared to less portion of the carrier.
For M = 1, the sharing will be equal and both waves will be equally displaced in
the carrier as shown in Fig. C.5(e) and C.5(f). The gate pulses for top switches of
the two individual inverters in phase A1A2 are shown in Fig. C.6




Figure C.5: Simulation and digital generation of modulating wave. (a) and
(b) Modulating wave at lower M . (c) and (d) Modulating wave at higher M .
(e) and (f) Modulating wave at M = 1
1
2
Figure C.6: Pulses for top devices in phase A1A2.
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C.3 Sector and sub-sector identification in three-level
space vector
The Fig. C.7 shows the three-level space vectors structure. It can be seen that
A-phase is aligned to α-axis, i.e. α-axis corresponds to 900 of A-phase. The sec-
tors are equally divided by 600 angle and equal sub-sectors are sequentially num-
bered. The three-phase reference voltage can be obtained from Vα and Vβ reference
voltage values using standard inverse-Clarke transformation. The Fig. C.8 shows
the three-phase voltages along the sector information. From relative values of the
three-phase voltages in the different sectors, the sector detection logic can be sum-






















Figure C.7: Three-level space vector aligned to α-axis.
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Figure C.8: Three phase reference voltages and corresponding sectors.














In space vector based PWM generation, the dwell time of the switching vectors
represents the duty-cycle time. The dwell timing of vectors in each sector can be
calculated based on volt-second balance. Different methods can be used to get the
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active vector dwell times. The vector timings for desired sectors and sub-sectors
can be computed offline and stored in a lookup table. Only timings corresponding
to one sector need to be stored, as all sectors are equilateral triangles and have same
active vector timings for the same relative position of the reference voltage vector.
Depending on the values of active vector dwell time (T1, T2) and sampling time
(Ts), the sub-sector information can be summarized as in Table C.2.
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